My Inquiry
My Account
Vishay General Semiconductor - Diodes Division VGSOT36-G3-18
- Part No.:
- VGSOT36-G3-18
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Category:
- TVS Diodes
- Package:
- TO-236-3, SC-59, SOT-23-3
- Datasheet:
-
VGSOT36-G3-18.pdf
- Description:
- TVS DIODE 36VWM 71VC SOT23
- Quantity:
- Payment:
- Shipping:
Inventory:6,296
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
VGSOT36-G3-18 from Vishay Semiconductors is a unidirectional single-line ESD protection diode in SOT-23 package, designed for high-voltage signal line protection with 36 V reverse stand-off voltage (VRWM), ±30 kV IEC 61000-4-2 ESD immunity, and 400 W peak pulse power (8/20 μs). It delivers low clamping voltage (52–71 V at 5.6 A) and 45–65 pF capacitance at 0 V bias, enabling robust transient suppression in automotive infotainment data lines.
For engineers reviewing the VGSOT36-G3-18 datasheet, VGSOT36-G3-18 pinout, VGSOT36-G3-18 application, or VGSOT36-G3-18 equivalent, this device supports high-reliability ESD protection where VRWM ≥ 36 V, low leakage (<1 μA at 36 V), and AEC-Q101 qualification are required - particularly for CAN FD, LIN, and USB 2.0 interfaces exposed to harsh environments.
Technical Context
VGSOT36-G3-18 implements a BiAs-MODE (Bidirectional Asymmetrical) protection architecture: pin 1 is ground, pin 3 connects to the protected line, and conduction occurs only above breakdown (VBR = 39–47 V) in reverse or near-ground in forward direction (VF ≤ 1.4 V at 5.6 A). Its asymmetry enables precise clamping for both positive transients (via avalanche) and negative transients (via forward conduction).
The device operates across –55 °C to +150 °C junction temperature, meets AEC-Q101 stress requirements including HBM Class H3B (>8 kV), and uses e3 Sn plating on SOT-23 terminals with MSL Level 1 moisture sensitivity and UL 94 V-0 molding compound - confirming suitability for reflow-soldered automotive PCBs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VRWM | 36 V - maximum continuous working voltage before clamping begins; ensures compatibility with 3.3 V/5 V/12 V/24 V logic and bus systems without leakage-induced errors. |
| VBR (min/typ/max) | 39 / 43 / 47 V - tight 8 V window defines reliable turn-on threshold for transient suppression; avoids false triggering during normal operation. |
| VC @ IPPM = 5.6 A | 52–71 V - clamping voltage under worst-case 8/20 μs surge; limits downstream IC stress below 71 V during 400 W events. |
| Capacitance @ 0 V | 45–65 pF - low signal-line loading suitable for USB 2.0 (480 Mbps) and CAN FD (5 Mbps) without data integrity loss. |
| IR @ VR = 36 V | <1 μA - ultra-low leakage preserves battery life in always-on automotive modules and prevents false wake-up in sleep modes. |
| ESD immunity | ±30 kV contact/air (IEC 61000-4-2 & ISO 10605) - exceeds IEC 61000-4-2 Level 4, enabling direct integration into exposed connector circuits. |
| PPPM (8/20 μs) | 400 W - peak power handling capability for short-duration surges per IEC 61000-4-5; sufficient for load-dump-adjacent signal paths. |
Pinout & Package
SOT-23 package: 3-pin surface-mount plastic case (9.2 mg weight, UL 94 V-0 rated, MSL Level 1, peak reflow ≤260 °C). Dimensions: 2.9 × 1.3 × 1.01 mm (L × W × H); footprint matches JEDEC TO-236AB standard.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 | Ground (cathode connection) | Low-inductance return path for ESD current; must be connected to solid system ground plane for effective clamping. |
| Pin 2 | No connection (NC) | Internally isolated; no electrical function - must remain unconnected on PCB to avoid parasitic coupling. |
| Pin 3 | Anode (protected line input) | Connects directly to the signal/data line requiring protection; clamps transients to ground when voltage exceeds VBR. |
Key Features
| Feature | Design Value |
|---|---|
| BiAs-MODE protection | Asymmetric clamping: ~1.4 V forward clamp for negative transients, 52–71 V reverse clamp for positive transients - minimizes signal distortion while maintaining high VRWM. |
| AEC-Q101 qualified | Qualified for automotive applications per AEC-Q101 Rev D, including HBM >8 kV, temperature cycling, and high-temperature operating life - supports Tier-1 production use. |
| e3 Sn termination | Lead (Pb)-free, RoHS-compliant matte tin plating (J-STD-006) - ensures solderability and long-term intermetallic stability in lead-free reflow processes. |
| Low capacitance | 45–65 pF at 0 V bias - enables use on high-speed buses (e.g., USB 2.0, CAN FD) without signal rise-time degradation or bit-error-rate increase. |
| High ESD robustness | ±30 kV air/contact discharge per IEC 61000-4-2 and ISO 10605 - eliminates need for external spark gaps or multi-stage protection in most automotive interface designs. |
Applications
| Automotive Infotainment Data Lines | Industrial CAN FD Bus Nodes |
|---|---|
|
Use Scenario: Protecting HDMI, USB 2.0, or LVDS video links between head unit and display in vehicles exposed to ESD during service or user interaction. IC Role / Device Role / Timing Role: Unidirectional ESD suppressor placed at connector entry point, grounded to chassis via shortest possible trace. Use Value: Prevents latch-up or damage to SerDes ICs by clamping transients to ≤71 V while adding only 65 pF loading - preserving 480 Mbps data integrity. |
Use Scenario: Securing CAN FD physical layer transceivers in engine control units or ADAS domain controllers subjected to cable-discharge events. IC Role / Device Role / Timing Role: Line-side transient protector on CAN_H/CAN_L differential pair, with one VGSOT36-G3-18 per line referenced to chassis ground. Use Value: Maintains CAN FD's 5 Mbps timing margin by limiting added capacitance to 65 pF and ensuring <1 μA leakage does not shift common-mode voltage. |
| Smart Sensor Signal Conditioning | Medical Patient Monitoring Interfaces |
|
Use Scenario: Shielding analog sensor outputs (e.g., pressure, temperature) in battery-powered IoT nodes from ESD during field maintenance or handling. IC Role / Device Role / Timing Role: Low-leakage protector on 0–5 V analog output lines, placed immediately after sensor amplifier output stage. Use Value: Enables >10-year battery life by holding IR <1 μA at 36 V, while clamping 30 kV discharges to protect 16-bit ADC front-ends without offset drift. |
Use Scenario: Safeguarding ECG/SpO₂ electrode inputs in portable monitors where patient-contact points are prone to static discharge. IC Role / Device Role / Timing Role: First-stage protector on biopotential acquisition path, grounded to isolated medical earth to prevent leakage current hazards. Use Value: Complies with IEC 60601-1 creepage/clearance requirements via SOT-23 isolation, and avoids signal attenuation with 45 pF max capacitance at DC bias. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SMAJ36A-E3/57T | Higher VRWM (36 V) but bidirectional; 600 W PPPM (8/20 μs); 100 pF capacitance; DO-214AC package. | Requires layout change (larger footprint); higher capacitance limits use on >1 Mbps buses; better for AC-coupled lines. | Select SMAJ36A-E3/57T only if board space allows DO-214AC and bidirectional protection is needed for symmetric signal paths. |
| TPD2E001DRYR | Lower VRWM (5.5 V); dual-channel; 12 pF capacitance; 30 kV ESD rating; same SOT-23-6 package. | Not suitable for 36 V lines; optimized for USB/USB-C data lanes; requires different pin mapping and grounding scheme. | Choose TPD2E001DRYR for low-capacitance, multi-line protection below 5.5 V - not a drop-in replacement for VGSOT36-G3-18's high-voltage role. |
Compared with SMAJ36A-E3/57T and TPD2E001DRYR, VGSOT36-G3-18 uniquely balances 36 V VRWM, SOT-23 size, sub-65 pF capacitance, and AEC-Q101 qualification - making it the only option for space-constrained, high-voltage automotive signal protection without compromising speed or reliability.
Availability
VGSOT36-G3-18 is available at Aetrix Electronics and suitable for automotive infotainment systems, industrial CAN FD networks, and medical patient monitoring devices requiring stable component supply across extended product lifecycles.
Supply support for VGSOT36-G3-18 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Intertechnology is a global semiconductor manufacturer specializing in discrete components, sensors, and passive elements, with leadership in reliability-tested ESD protection solutions.
VGSOT36-G3-18 belongs to Vishay's VGSOTxx family of unidirectional ESD diodes engineered specifically for high-voltage, low-capacitance protection in automotive and industrial environments demanding AEC-Q101 compliance.
FAQ
What is the maximum reverse working voltage (VRWM) of VGSOT36-G3-18?
VGSOT36-G3-18 has a VRWM of 36 V, meaning it remains non-conductive up to this DC or steady-state AC voltage level while maintaining leakage current below 1 μA. This specification ensures compatibility with 24 V automotive systems and high-voltage sensor interfaces without false triggering or power loss.
Is VGSOT36-G3-18 qualified for automotive applications?
Yes, VGSOT36-G3-18 is AEC-Q101 qualified and meets all stress tests including human body model (HBM) Class H3B (>8 kV), temperature cycling, and high-temperature operating life. Its SOT-23 package carries e3 Sn terminations and MSL Level 1 rating - fully aligned with automotive PCB assembly requirements.
What is the clamping voltage behavior of VGSOT36-G3-18 under ESD stress?
VGSOT36-G3-18 exhibits BiAs-MODE clamping: forward clamping is ≤1.4 V at 5.6 A (for negative transients), while reverse clamping is 52–71 V at the same 5.6 A peak pulse (8/20 μs). This asymmetry ensures minimal disruption to ground-referenced signals while suppressing high-energy positive surges.
Can VGSOT36-G3-18 be used on high-speed data lines like USB 2.0?
Yes, VGSOT36-G3-18 is suitable for USB 2.0 due to its low 45–65 pF capacitance at 0 V bias and fast response time inherent to silicon avalanche diodes. Measured clamping performance maintains signal integrity up to 480 Mbps, provided PCB layout minimizes trace inductance between pin 3 and the protected line.
What is the thermal performance limit of VGSOT36-G3-18?
VGSOT36-G3-18 supports a maximum junction temperature (TJ) of +150 °C and operates from –55 °C to +150 °C. Its SOT-23 package delivers thermal impedance of ~200 K/W (junction-to-lead, pulsed), enabling reliable operation in under-hood automotive locations when mounted on adequate copper area.
VGSOT36-G3-18 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Package/Case:
- TO-236-3, SC-59, SOT-23-3
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- 1
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 36V (Max)
- Voltage - Breakdown (Min):
- 39V
- Voltage - Clamping (Max) @ Ipp:
- 71V
- Current - Peak Pulse (10/1000µs):
- 5.6A (8/20µs)
- Power - Peak Pulse:
- 400W
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- 45pF @ 1MHz
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-3
VGSOT36-G3-18 FAQ
1.How can I place an order for VGSOT36-G3-18 through Aetrix?
Please submit a Request for Quotation (RFQ) for VGSOT36-G3-18 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for VGSOT36-G3-18 reliable?
The price and inventory of VGSOT36-G3-18 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for VGSOT36-G3-18 is usually 5 days.
3.What payment methods are accepted for VGSOT36-G3-18?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for VGSOT36-G3-18 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for VGSOT36-G3-18?
VGSOT36-G3-18 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your VGSOT36-G3-18 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for VGSOT36-G3-18?
For technical support, including VGSOT36-G3-18 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your VGSOT36-G3-18 requirements.
6.How does Aetrix verify that VGSOT36-G3-18 is sourced from the original manufacturer or authorized distributors?
All VGSOT36-G3-18 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that VGSOT36-G3-18 meets industry standards.
7.What is the process for return or replacement of VGSOT36-G3-18?
All VGSOT36-G3-18 units undergo pre-shipment inspection (PSI). If there is an issue with VGSOT36-G3-18, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The VGSOT36-G3-18 part is unused and in its original packaging.
Return procedure for VGSOT36-G3-18:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
VGSOT36-G3-18 Tags
-
ESD9B5.0ST5G
onsemi
-
DESD3V3E1BL-7B
Diodes Incorporated
-
ESD5Z3.3T1G
onsemi
-
D5V0H1B2LP-7B
Diodes Incorporated
-
D5V0P1B2LP-7B
Diodes Incorporated
-
DESD5V0U1BA-7
Diodes Incorporated
-
ESD5Z5.0T1G
onsemi
-
DESD5V0U1BB-7
Diodes Incorporated
-
D12V0L1B2LP-7B
Diodes Incorporated
-
PESD2V0Y1BSFYL
Nexperia USA Inc.
-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage
-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
