onsemi 1PMT5.0AT3
- Part No.:
- 1PMT5.0AT3
- Manufacturer:
- onsemi
- Category:
- TVS Diodes
- Package:
- DO-216AA
- Datasheet:
-
1PMT5.0AT3.pdf
- Description:
- TVS DIODE 5VWM 9.2VC POWERMITE
- Quantity:
- Payment:

- Shipping:

Inventory:5,875
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
1PMT5.0AT3 from onsemi is a unidirectional Zener transient voltage suppressor (TVS) in the POWERMITE® package, designed for primary overvoltage protection of DC power rails and signal lines. It features a 5.0 V working peak reverse voltage (VRWM), 9.2 V maximum clamping voltage at 21.7 A peak pulse current, 200 W peak pulse power (10/1000 µs), <1 ns response time, and 1.1 mm max height. It is used in cellular phone power input stages to absorb ESD and lightning-induced surges.
For engineers reviewing the 1PMT5.0AT3 datasheet, pinout, applications, or equivalent options, key selection criteria include clamping voltage margin vs. protected IC's absolute maximum rating, thermal performance under repeated surge duty cycles, PCB footprint constraints in ultra-thin portable designs, and compliance with IEC 61000-4-2 Level 4 (±16 kV contact discharge).
Technical Context
The 1PMT5.0AT3 operates as a Zener-based crowbar device, entering avalanche conduction when reverse voltage exceeds its 6.4–7.0 V breakdown range (VBR @ 10 mA). Its low 35 °C/W junction-to-anode thermal resistance enables effective heat transfer to the PCB via the anode pad, while the cathode tab provides a dedicated low-impedance thermal path (23 °C/W junction-to-cathode).
It delivers 200 W peak power for 10/1000 µs transients and sustains 1000 W for 8/20 µs pulses, with clamping tightly controlled to ≤9.2 V at 21.7 A. The POWERMITE package integrates metallic heatsink tabs and a full metallic bottom to eliminate flux entrapment and ensure repeatable solder joint integrity during reflow.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Working Peak Reverse Voltage (VRWM) | 5.0 V - Sets minimum operating voltage threshold before clamping begins; must exceed circuit's normal DC rail (e.g., 5 V USB VBUS). |
| Breakdown Voltage (VBR) | 6.4–7.0 V @ 10 mA - Confirmed avalanche onset range; ensures reliable turn-on before downstream IC damage. |
| Clamping Voltage (VC) | 9.2 V @ 21.7 A - Maximum voltage seen by protected load during worst-case 10/1000 µs surge; defines safe margin for 12 V tolerant inputs. |
| Peak Pulse Power | 200 W @ 10/1000 µs - Sustains high-energy transients common in automotive and industrial power line coupling. |
| Response Time | <1 ns - Enables suppression before fast-rising ESD events (IEC 61000-4-2) propagate into sensitive logic. |
| ESD Rating | Class 3 (>16 kV HBM) - Meets stringent handheld device qualification for direct user-contact interfaces. |
| Package Height | Max 1.1 mm - Enables integration into sub-1.2 mm total thickness mobile phone front-end modules. |
Pinout & Package
The 1PMT5.0AT3 uses the POWERMITE® (DO-216AA) surface-mount package, JEDEC-registered, with void-free thermosetting plastic case, full metallic bottom, and integral heatsink/locking tabs. Dimensions: 2.05 × 2.18 × 1.10 mm (L × W × H), footprint area 8.45 mm².
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (Cathode) | High-current surge return path | Connected to system ground plane; serves as primary thermal interface (RJcathode = 23 °C/W) and low-inductance current sink. |
| 2 (Anode) | Protected line connection | Connected to line under protection (e.g., VBUS); carries full surge current during clamping; thermal path to PCB via RJanode = 35 °C/W. |
Key Features
| Feature | Design Value |
|---|---|
| POWERMITE® package thermal performance | Delivers SMA-equivalent thermal resistance (RJA = 248 °C/W) in 50% smaller footprint-critical for space-constrained portable power rails. |
| Integral metallic heatsink tabs | Enable mechanical locking to PCB and reduce thermal impedance without requiring external copper pours or vias. |
| Full metallic bottom construction | Eliminates flux entrapment during reflow, ensuring consistent solder joint reliability and preventing post-assembly corrosion. |
| Low-profile 1.1 mm height | Supports ultra-thin form factors (e.g., <1.2 mm smartphone bezels) where traditional SMA or SMC packages exceed mechanical envelope limits. |
| Pb-free and RoHS-compliant | Meets global environmental regulations without compromising surge robustness or thermal performance. |
Applications
| Smartphone Power Input Protection | USB-C Port ESD Clamping |
|---|---|
|
Use Scenario: Protects 5 V VBUS line in compact smartphones against IEC 61000-4-2 contact discharge (±15 kV) and cable discharge events. IC Role / Device Role / Timing Role: Unidirectional TVS diode placed between VBUS and GND, acting as first-line voltage clamp during nanosecond-scale transients. Use Value: Limits voltage excursion to ≤9.2 V, preserving integrity of USB-C controller ICs rated for 12 V absolute maximum, while fitting within 1.1 mm Z-height stackup. |
Use Scenario: Installed on USB-C receptacle board edge to suppress ESD coupled through shield or CC pins during hot-plug insertion. IC Role / Device Role / Timing Role: Fast-response (<1 ns) Zener TVS providing low-capacitance (≈100 pF @ 0 V) clamping without degrading 10 Gbps SuperSpeed signal integrity. Use Value: Achieves Class 3 HBM rating (>16 kV) without adding series impedance or parasitic capacitance that would attenuate high-frequency differential pairs. |
| Industrial Sensor Node Power Rail | Point-of-Load DC-DC Converter Input |
|
Use Scenario: Shields 3.3 V or 5 V supply to MEMS sensors in factory-floor IoT nodes exposed to inductive switching noise and 4–20 mA loop transients. IC Role / Device Role / Timing Role: Standoff-rated TVS (VRWM = 5.0 V) placed upstream of LDO regulator to prevent latch-up or gate oxide rupture in analog front-end ICs. Use Value: Withstands 200 W surges (10/1000 µs) and maintains <50 nA leakage at 5 V, avoiding quiescent current degradation in battery-powered edge devices. |
Use Scenario: Protects input stage of buck converter feeding FPGA core voltage (e.g., 1.2 V) from back-fed transients originating in higher-voltage rails (e.g., 12 V fan supply). IC Role / Device Role / Timing Role: Transient suppressor connected across converter input capacitor to clamp overshoot caused by sudden load dump or hot-swap events. Use Value: Low 3.2 °C/W junction-to-tab thermal resistance allows direct mounting to metal heatsink or chassis ground, enabling sustained 1000 W (8/20 µs) handling without derating. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar transient voltage suppression applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SMAJ5.0A | Same VRWM (5.0 V) and VC (9.2 V), but SMA package (4.5 mm × 2.7 mm, 2.2 mm height); 250 W peak power; RJA = 110 °C/W. | Larger footprint and height limit use in ultra-thin consumer devices; better suited for industrial PCBs with ample layout area. | Select SMAJ5.0A when thermal budget allows larger pad area and board height >2.0 mm; prefer 1PMT5.0AT3 for mobile or wearable space constraints. |
| 1.5SMC5.0A | Higher peak power (1500 W), SMC package (7.1 mm × 6.2 mm, 2.6 mm height); same VRWM/VC specs; RJA = 10 °C/W. | Designed for high-energy AC line or PoE surge protection; excessive size and thermal mass overkill for portable DC rail protection. | Choose 1.5SMC5.0A only for mains-connected equipment needing IEC 61000-4-5 Level 3 (1 kV/2 Ω) immunity; 1PMT5.0AT3 is optimal for battery-powered, space-limited applications. |
Compared with SMAJ5.0A and 1.5SMC5.0A, the 1PMT5.0AT3 uniquely balances 200 W surge capability with 1.1 mm profile and 8.45 mm² footprint-enabling protection in form factors where SMA and SMC packages physically cannot fit, without sacrificing clamping performance or thermal reliability.
Availability
1PMT5.0AT3 is available at Aetrix Electronics and suitable for smartphone power input protection, USB-C port ESD clamping, and industrial sensor node power rail protection requiring stable component supply, long-term lifecycle support, and Pb-free compliance.
Supply support for 1PMT5.0AT3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient electronics, delivering silicon solutions for automotive, industrial, cloud, and intelligent power systems.
The 1PMT5.0AT3 belongs to onsemi's POWERMITE® TVS diode family, engineered specifically to meet the miniaturization, thermal, and reliability demands of next-generation portable and IoT power protection-replacing legacy SMA/SMB packages without compromising surge robustness.
FAQ
What is the working peak reverse voltage (VRWM) of the 1PMT5.0AT3?
The 1PMT5.0AT3 has a working peak reverse voltage (VRWM) of 5.0 V. This value defines the maximum continuous DC or peak AC voltage the device can withstand without entering avalanche conduction. It is selected to match standard 5 V power rails-such as USB VBUS-ensuring the 1PMT5.0AT3 remains non-conductive during normal operation while triggering reliably during overvoltage events.
What clamping voltage does the 1PMT5.0AT3 deliver at its rated peak pulse current?
The 1PMT5.0AT3 delivers a maximum clamping voltage (VC) of 9.2 V at its rated peak pulse current of 21.7 A (10/1000 µs waveform). This clamping level ensures protected downstream components-such as USB-C controllers or PMICs rated for 12 V absolute maximum-remain within safe operating limits during surge events, directly supporting robust system-level EMC design.
How does the POWERMITE® package of the 1PMT5.0AT3 improve thermal performance compared to standard SMT packages?
The 1PMT5.0AT3's POWERMITE® package achieves thermal performance equivalent to the larger SMA package despite being 50% smaller in footprint. Its integral metallic heatsink tabs and full metallic bottom provide low-impedance thermal paths: junction-to-cathode resistance is 23 °C/W, and junction-to-anode is 35 °C/W. This enables efficient heat transfer to the PCB without requiring additional copper pours or thermal vias-critical for thin, densely packed boards.
Is the 1PMT5.0AT3 suitable for IEC 61000-4-2 ESD protection?
Yes, the 1PMT5.0AT3 is explicitly rated for Class 3 ESD per Human Body Model (>16 kV), making it suitable for IEC 61000-4-2 Level 4 contact discharge protection. Its <1 ns response time ensures clamping initiates before ESD energy couples into sensitive circuitry, and its low leakage (<50 nA at 5 V) avoids loading 5 V rails in battery-operated devices using the 1PMT5.0AT3.
What is the maximum package height of the 1PMT5.0AT3, and why is this significant?
The 1PMT5.0AT3 has a maximum package height of 1.1 mm. This ultra-low profile is critical for modern portable electronics-especially smartphones and wearables-where total Z-height budgets are tightly constrained. At 1.1 mm, the 1PMT5.0AT3 fits within sub-1.2 mm mechanical envelopes where traditional SMA (2.2 mm) or SMC (2.6 mm) packages cannot be accommodated, enabling protection without redesigning the entire mechanical stackup.
1PMT5.0AT3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- DO-216AA
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Zener
- Unidirectional Channels:
- 1
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 5V
- Voltage - Breakdown (Min):
- 6.4V
- Voltage - Clamping (Max) @ Ipp:
- 9.2V
- Current - Peak Pulse (10/1000µs):
- -
- Power - Peak Pulse:
- 1000W (1kW)
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- -
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- Powermite
1PMT5.0AT3 FAQ
1.How can I place an order for 1PMT5.0AT3 through Aetrix?
Please submit a Request for Quotation (RFQ) for 1PMT5.0AT3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 1PMT5.0AT3 reliable?
The price and inventory of 1PMT5.0AT3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 1PMT5.0AT3 is usually 5 days.
3.What payment methods are accepted for 1PMT5.0AT3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 1PMT5.0AT3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 1PMT5.0AT3?
1PMT5.0AT3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 1PMT5.0AT3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 1PMT5.0AT3?
For technical support, including 1PMT5.0AT3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 1PMT5.0AT3 requirements.
6.How does Aetrix verify that 1PMT5.0AT3 is sourced from the original manufacturer or authorized distributors?
All 1PMT5.0AT3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 1PMT5.0AT3 meets industry standards.
7.What is the process for return or replacement of 1PMT5.0AT3?
All 1PMT5.0AT3 units undergo pre-shipment inspection (PSI). If there is an issue with 1PMT5.0AT3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 1PMT5.0AT3 part is unused and in its original packaging.
Return procedure for 1PMT5.0AT3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
1PMT5.0AT3 Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

