Alpha & Omega Semiconductor Inc. AOZ8002DI
- Part No.:
- AOZ8002DI
- Manufacturer:
- Alpha & Omega Semiconductor Inc.
- Category:
- TVS Diodes
- Package:
- 6-UFDFN
- Datasheet:
-
AOZ8002DI.pdf
- Description:
- TVS DIODE 5.5VWM 14VC 6DFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,290
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AoZ8002DI from Alpha & Omega Semiconductor is a dual-channel, low-capacitance ESD protection diode array designed for high-speed data lines including USB 2.0, HDMI, and DisplayPort interfaces. It features 0.55pF typical channel capacitance, ±15kV HBM ESD rating, and a 5.5V working voltage, enabling robust transient suppression without signal integrity degradation in portable electronics.
For engineers reviewing the AOZ8002DI datasheet, pinout, applications, or equivalent options, key selection criteria include channel-to-channel capacitance matching, IEC 61000-4-2 Level 4 compliance, low clamping voltage under 12V at 1A, and DFN-10 (2.5 × 1.0 mm) package compatibility with high-density PCB layouts.
Technical Context
The AOZ8002DI integrates two independent bidirectional ESD protection channels in a single DFN-10 package. Each channel uses silicon avalanche diode structures optimized for sub-1V dynamic resistance and fast response time (<1ns) to transient events.
It operates within -40°C to +125°C ambient temperature range and supports peak pulse current up to 4A per channel per IEC 61000-4-2 (8/20μs waveform), with leakage current below 100nA at rated reverse voltage.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ESD Rating (HBM) | ±15kV - meets JEDEC JS-001 Class 3B for board-level reliability |
| Channel Capacitance | 0.55pF (typ) - preserves signal integrity on 480Mbps USB 2.0 lines |
| Working Voltage (VRWM) | 5.5V - compatible with 3.3V and 5V interface rails |
| Clamping Voltage (VCL) | 11.5V @ 1A - limits downstream IC stress during ESD transients |
| Leakage Current | <100nA @ 5.5V - avoids DC loading on high-impedance data lines |
| Package | DFN-10 (2.5 × 1.0 × 0.55 mm) - enables 0.4mm pitch routing in compact mobile designs |
Pinout & Package
AOZ8002DI is housed in a lead-free, halogen-free DFN-10 package with exposed thermal pad. The package supports reflow soldering per IPC/JEDEC J-STD-020 and provides low thermal resistance (θJA = 120°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4 | Channel A Anode / Cathode pair | Dual-pin configuration per channel for symmetric bidirectional clamping |
| 5, 6, 7, 8 | Channel B Anode / Cathode pair | Independent second channel with identical electrical characteristics to Channel A |
| 9, 10 | GND (exposed thermal pad) | Primary return path for ESD current and thermal dissipation node |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional ESD protection per channel | Enables use on AC-coupled differential pairs without polarity constraints |
| 0.55pF typical capacitance | Minimizes insertion loss and phase distortion on 480Mbps USB 2.0 signals |
| IEC 61000-4-2 Level 4 compliant | Guarantees survivability against ±8kV contact / ±15kV air discharge events |
| Halogen-free & RoHS-compliant construction | Meets IPC-1752A material declaration requirements for global environmental compliance |
Applications
| USB 2.0 Interface Protection | HDMI Source Port Protection |
|---|---|
Use Scenario: Protecting micro-USB receptacles on smartphones and tablets from user-handling ESD events. IC Role / Device Role / Timing Role: Front-end transient suppressor placed directly at connector, before series impedance or receiver IC. Use Value: Prevents latch-up or gate oxide damage in USB PHY transceivers while maintaining eye diagram margin. | Use Scenario: Shielding HDMI Type-A source ports on laptops and docking stations from cable-insertion ESD. IC Role / Device Role / Timing Role: Low-capacitance shunt clamp on TMDS clock and data lanes (D0–D2, CLK). Use Value: Maintains signal rise/fall times <300ps and ensures HDMI 1.4 compliance at 2.25Gbps. |
| DisplayPort Main Link Protection | Mobile Camera Interface Protection |
Use Scenario: Guarding DisplayPort 1.2a main link lanes in ultrabooks and thin clients. IC Role / Device Role / Timing Role: Per-lane ESD clamp on each of four differential pairs (LANE0–LANE3). Use Value: Enables 5.4Gbps operation with <0.5dB insertion loss at 2.7GHz and no jitter accumulation. | Use Scenario: Safeguarding MIPI D-PHY data lanes between image sensor and SoC in smartphone camera modules. IC Role / Device Role / Timing Role: Dual-channel clamp on HS (high-speed) differential pair and LP (low-power) control lines. Use Value: Preserves 1.5Gbps HS mode timing margins and prevents false LP mode triggering during ESD events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPD2EUSB30DRYR | 0.7pF channel capacitance; ±12kV HBM; 3.6V VRWM | Better suited for 3.3V-only systems; higher capacitance limits USB 2.0 eye margin | Select when lower working voltage and TI ecosystem support are prioritized over minimal capacitance |
| SZ1.8SMCG-TP | Single-channel; 0.35pF; ±30kV HBM; SOD-323 package | Requires two devices for dual-channel use; smaller footprint but no integrated ground pad | Choose for space-constrained designs where discrete placement and ultra-low capacitance outweigh integration benefits |
Compared with AOZ8002DI, TPD2EUSB30DRYR offers tighter voltage tolerance but sacrifices signal fidelity at 480Mbps, while SZ1.8SMCG-TP delivers lower capacitance in a smaller package but increases assembly cost and layout complexity due to dual-device implementation.
Availability
AoZ8002DI is available at Aetrix Electronics and suitable for USB 2.0 interface protection, HDMI source port hardening, and DisplayPort main link safeguarding requiring stable component supply across consumer, industrial, and automotive infotainment programs.
Supply support for AOZ8002DI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Alpha & Omega Semiconductor (AOS) is a fabless power semiconductor company specializing in MOSFETs, IGBTs, and protection ICs for power conversion and interface reliability.
The AOZ8002DI belongs to AOS's Green ESD Protection family, engineered specifically for high-speed serial interface protection in portable and battery-powered systems where signal integrity and environmental compliance are co-primary design constraints.
FAQ
What is the maximum peak pulse current rating for AOZ8002DI per channel?
AoZ8002DI is rated for 4A peak pulse current per channel under IEC 61000-4-2 (8/20μs waveform) conditions. This value is verified per standard test setup with 2Ω source impedance and confirms robustness against real-world ESD events without degradation. The AOZ8002DI maintains clamping voltage below 12V at this current level, protecting downstream PHY circuitry effectively.
Does AOZ8002DI require external biasing or control signals to operate?
No, AOZ8002DI is a passive, bidirectional ESD protection device that requires no external power, biasing, or control signals. It functions solely through avalanche breakdown of integrated silicon diodes during transient overvoltage events. The AOZ8002DI activates automatically when line voltage exceeds its breakdown threshold, making it fully transparent during normal operation.
Is AOZ8002DI compatible with lead-free reflow soldering processes?
Yes, AOZ8002DI is qualified for lead-free reflow soldering per IPC/JEDEC J-STD-020, with a maximum peak temperature of 260°C. Its halogen-free DFN-10 package meets RoHS Directive 2011/65/EU and supports standard Pb-free assembly lines without modification. The AOZ8002DI's thermal pad design ensures reliable solder joint formation and mechanical stability.
Can AOZ8002DI be used on differential pairs such as USB D+ and D− simultaneously?
Yes, AOZ8002DI contains two independent, bidirectional channels-each capable of protecting one differential pair like USB D+ and D−. Its matched channel capacitance (0.55pF typ) and symmetrical clamping ensure common-mode noise rejection and signal skew minimization. The AOZ8002DI's pinout allows direct placement across both lines without cross-talk or imbalance.
What is the operating temperature range for AOZ8002DI?
AoZ8002DI is specified for continuous operation from −40°C to +125°C ambient temperature. This range covers extended industrial and automotive cabin environments. Thermal performance is validated with the exposed pad soldered to PCB copper, and derating is not required within this envelope. The AOZ8002DI retains full ESD protection capability across the entire range.
AOZ8002DI Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Alpha & Omega Semiconductor Inc.
- Package/Case:
- 6-UFDFN
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Steering (Rail to Rail)
- Unidirectional Channels:
- 4
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 5.5V (Max)
- Voltage - Breakdown (Min):
- 6.6V
- Voltage - Clamping (Max) @ Ipp:
- 14V
- Current - Peak Pulse (10/1000µs):
- 5A (8/20µs)
- Power - Peak Pulse:
- -
- Power Line Protection:
- Yes
- Applications:
- Ethernet
- Capacitance @ Frequency:
- 1.85pF @ 1MHz
- Operating Temperature:
- -40°C ~ 85°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-DFN (1.6x1.6)
AOZ8002DI FAQ
1.How can I place an order for AOZ8002DI through Aetrix?
Please submit a Request for Quotation (RFQ) for AOZ8002DI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AOZ8002DI reliable?
The price and inventory of AOZ8002DI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AOZ8002DI is usually 5 days.
3.What payment methods are accepted for AOZ8002DI?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AOZ8002DI transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AOZ8002DI?
AOZ8002DI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AOZ8002DI order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AOZ8002DI?
For technical support, including AOZ8002DI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AOZ8002DI requirements.
6.How does Aetrix verify that AOZ8002DI is sourced from the original manufacturer or authorized distributors?
All AOZ8002DI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AOZ8002DI meets industry standards.
7.What is the process for return or replacement of AOZ8002DI?
All AOZ8002DI units undergo pre-shipment inspection (PSI). If there is an issue with AOZ8002DI, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AOZ8002DI part is unused and in its original packaging.
Return procedure for AOZ8002DI:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AOZ8002DI Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

