Alpha & Omega Semiconductor Inc. AOZ8235DI-05
- Part No.:
- AOZ8235DI-05
- Manufacturer:
- Alpha & Omega Semiconductor Inc.
- Category:
- TVS Diodes
- Package:
- 6-UFDFN
- Datasheet:
-
AOZ8235DI-05.pdf
- Description:
- TVS DIODE 5VWM 15VC 6DFN
- Quantity:
- Payment:

- Shipping:

Inventory:8,100
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AOZ8235DI-05 from Alpha and Omega Semiconductor is a five-line unidirectional or four-line bidirectional TVS diode array designed for ESD and transient protection of high-speed data lines. It features 5.0 V reverse working voltage, ±18 kV IEC 61000-4-2 contact/air ESD rating, 13.5–16.0 pF junction capacitance, and low 12.0 V / –10.0 V clamping at 15 A, used in portable GPS, digital cameras, and notebook computer I/O interfaces.
For engineers reviewing the AOZ8235DI-05 datasheet, pinout, applications, or equivalent options, key selection considerations include clamping voltage under 15 A transients, bidirectional vs. unidirectional configuration flexibility, DFN 1.45 × 1.0 mm package footprint, and compatibility with IEC 61000-4-2 Level 4 ESD immunity requirements.
Technical Context
The AOZ8235DI-05 implements Trench Vertical Structure [TVS]²™ technology to achieve low clamping voltage and fast response to ESD events. It supports two distinct protection configurations: five unidirectional channels (pins 1/3/4/5/6 to signal, pin 2 to ground) or four bidirectional channels (pins 1/3/4/6 to signal, pin 5 to ground).
Its electrical behavior is defined by 6.0 V typical breakdown voltage at 1 mA, 0.1 µA reverse leakage at 5.0 V VRWM, and 0.7 V forward voltage at 10 mA - enabling robust protection without signal distortion on 5 V data buses. The 100 ns pulse test condition for VCL ensures relevance to real-world ESD waveforms.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reverse Working Voltage (VRWM) | 5.0 V - matches standard 5 V logic and interface supply rails without derating. |
| Breakdown Voltage (VBR) | 6.0 V typ. at 1 mA - ensures reliable triggering above normal operating voltage but below system damage thresholds. |
| Clamp Voltage (VCL) | 12.0 V / –10.0 V at IPP = 15 A, 100 ns - limits transient energy delivered to protected ICs within safe voltage margins. |
| Junction Capacitance (Cj) | 13.5–16.0 pF at 0 V, 1 MHz - low enough for USB 2.0 and HDMI 1.4 signal integrity preservation. |
| ESD Rating (IEC 61000-4-2) | ±18 kV air & contact - exceeds Level 4 requirement (±15 kV air / ±8 kV contact), enabling single-device compliance. |
| Package Dimensions | 1.45 mm × 1.0 mm × 0.55 mm DFN - enables placement adjacent to connectors on space-constrained mobile PCBs. |
Pinout & Package
AOZ8235DI-05 is housed in a RoHS-compliant, lead-free DFN-6 (1.45 × 1.0 mm) package with exposed thermal pad. Pin 1 is marked by dot; pin numbering follows top-view clockwise sequence starting from dot corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | I/O1 (unidir) / CH1 (bidir) | Protected signal line input; connects directly to data line requiring ESD suppression. |
| 2 | Ground (unidir mode) | Dedicated low-inductance ground return path for five-line unidirectional configuration. |
| 3 | I/O2 (unidir) / CH2 (bidir) | Second protected signal line; shared use across both protection modes. |
| 4 | I/O3 (unidir) / CH3 (bidir) | Third protected signal line; identical routing constraints as pins 1 and 3. |
| 5 | VN (bidir mode ground) | Alternate ground terminal used only in four-line bidirectional configuration. |
| 6 | I/O4 (unidir) / CH4 (bidir) | Fourth protected signal line; supports either unidirectional or bidirectional operation. |
Key Features
| Feature | Design Value |
|---|---|
| Trench Vertical Structure [TVS]²™ technology | Enables sub-12 V clamping at 15 A while maintaining <0.1 µA leakage at 5 V, improving system reliability over planar TVS. |
| Configurable protection topology | Single device supports either five unidirectional or four bidirectional I/O lines - reduces BOM count and layout complexity. |
| Low 13.5–16.0 pF junction capacitance | Minimizes signal rise-time degradation on high-speed interfaces such as USB 2.0 and SD card buses. |
| ±18 kV IEC 61000-4-2 ESD rating | Exceeds industrial Level 4 requirement, eliminating need for secondary ESD stages in end-equipment certification. |
Applications
| USB 2.0 Interface Protection | HDMI 1.4 Data Lane Protection |
|---|---|
Use Scenario: Protecting D+ and D− lines of USB 2.0 ports in portable GPS units against ESD events during cable insertion. IC Role / Device Role / Timing Role: Unidirectional TVS array clamping transients before they reach the USB transceiver IC. Use Value: Prevents latch-up or permanent damage to the USB PHY while maintaining <1 ns response time and <16 pF loading. | Use Scenario: Shielding TMDS data channels in notebook computers from user-handling ESD during HDMI cable hot-plug operations. IC Role / Device Role / Timing Role: Bidirectional TVS array placed at HDMI connector edge to shunt ±18 kV contact discharge to ground. Use Value: Ensures HDMI link stability without degrading 1.65 Gbps signal integrity due to low 13.5 pF capacitance. |
| SD Card Slot Protection | Keypad Matrix Line Protection |
Use Scenario: Guarding CMD, CLK, and DAT[0:3] lines in MP3 players against ESD from finger touch on exposed SD card slots. IC Role / Device Role / Timing Role: Five-line unidirectional TVS array connecting all five SD bus signals to shared ground (pin 2). Use Value: Provides full-bus protection in 1.45 × 1.0 mm area - saving >40% board space versus discrete diode solutions. | Use Scenario: Suppressing ESD on mechanical keypad matrix rows/columns in handheld medical devices during frequent button actuation. IC Role / Device Role / Timing Role: Four-line bidirectional TVS array (pins 1/3/4/6 to keys, pin 5 to ground) handling bidirectional scan signals. Use Value: Maintains keypad responsiveness by limiting clamp voltage to ≤15 V at 25 A, preventing microcontroller I/O latch-up. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar TVS diode array applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SMAJ5.0A | Single-channel SMA package; 5.0 V VRWM, 14.4 V VCL @ 10 A; 100 pF Cj | Requires five discrete devices for five-line protection; unsuitable for high-speed data due to high capacitance | Use only for low-frequency power rail or non-data-line protection where board space is not constrained. |
| TPD4E05U06DQAR | Quad-channel, 5.0 V VRWM, 12.5 V VCL @ 12 A, 0.9 pF Cj per channel | Lower capacitance ideal for USB 3.0/PCIe; lacks fifth channel and bidirectional configuration flexibility | Select when ultra-low capacitance is critical and exactly four lines require protection at >5 Gbps speeds. |
Compared with SMAJ5.0A and TPD4E05U06DQAR, the AOZ8235DI-05 uniquely balances five-line configurability, ±18 kV ESD margin, and 13.5–16.0 pF capacitance - making it optimal for compact 5 V data interfaces where both channel count and signal integrity matter.
Availability
AOZ8235DI-05 is available at Aetrix Electronics and suitable for portable GPS, digital cameras, and notebook computer designs requiring stable component supply, RoHS-compliant packaging, and certified IEC 61000-4-2 Level 4 ESD protection.
Supply support for AOZ8235DI-05 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Alpha and Omega Semiconductor (AOS) is a fabless power semiconductor company specializing in MOSFETs, IGBTs, and protection devices using proprietary trench technologies.
The AOZ8235DI-05 belongs to AOS's TVS Diode Array product line, engineered specifically for space-constrained, high-speed consumer electronics requiring certified ESD immunity without sacrificing signal fidelity.
FAQ
What is the maximum clamping voltage of AOZ8235DI-05 under IEC 61000-4-2 ESD stress?
The AOZ8235DI-05 achieves a maximum clamping voltage of 12.0 V for positive transients and –10.0 V for negative transients at 15 A, 100 ns pulse width. This performance is measured per IEC 61000-4-2 test conditions and ensures downstream ICs remain within safe operating voltage limits during ±18 kV contact discharge events. The AOZ8235DI-05 maintains this clamping performance across its full –40 °C to +85 °C operating range.
Can AOZ8235DI-05 protect both unidirectional and bidirectional signal lines simultaneously?
No - the AOZ8235DI-05 must be configured exclusively for either five unidirectional lines (using pin 2 as ground) or four bidirectional lines (using pin 5 as ground); it does not support mixed-mode operation. Each configuration requires dedicated PCB layout: unidirectional mode routes pins 1/3/4/5/6 to signals and pin 2 to ground, while bidirectional mode routes pins 1/3/4/6 to signals and pin 5 to ground. The AOZ8235DI-05 datasheet provides separate schematic diagrams for both topologies.
What is the junction capacitance of AOZ8235DI-05 and how does it affect high-speed data lines?
The AOZ8235DI-05 exhibits 13.5–16.0 pF junction capacitance per channel at 0 V bias and 1 MHz, verified per manufacturer test conditions. This low capacitance prevents excessive signal rise-time degradation on 480 Mbps USB 2.0 and 1.65 Gbps HDMI 1.4 data lanes. Measured insertion loss remains below 0.5 dB up to 500 MHz, confirming suitability for these interfaces without equalization. The AOZ8235DI-05's capacitance is stable across temperature and bias, ensuring consistent performance in portable devices.
Does AOZ8235DI-05 meet automotive-grade temperature requirements?
The AOZ8235DI-05 is rated for –40 °C to +85 °C ambient operation, aligning with commercial and industrial temperature grades but not extended automotive (–40 °C to +125 °C) requirements. Its junction temperature limit is +125 °C, but sustained operation above +85 °C ambient is not characterized or guaranteed. For automotive infotainment or ADAS applications requiring AEC-Q200 qualification, alternate AOS devices such as AOZ8250DI-05 (AEC-Q200 qualified) should be evaluated instead of AOZ8235DI-05.
How is the ground connection implemented for optimal ESD suppression with AOZ8235DI-05?
Optimal ESD suppression requires a low-inductance ground path: in unidirectional mode, pin 2 must connect directly to the PCB ground plane via a short, wide trace (<3 mm) and multiple vias; in bidirectional mode, pin 5 serves as ground and follows the same rule. The AOZ8235DI-05 datasheet specifies that ground path inductance must be minimized to prevent voltage overshoot during 1 ns ESD rise times. Layout guidelines also mandate placing the AOZ8235DI-05 within 5 mm of the protected connector and avoiding routing protected traces near board edges.
AOZ8235DI-05 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Alpha & Omega Semiconductor Inc.
- Package/Case:
- 6-UFDFN
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Zener
- Unidirectional Channels:
- 5
- Bidirectional Channels:
- 4
- Voltage - Reverse Standoff (Typ):
- 5V (Max)
- Voltage - Breakdown (Min):
- 6V
- Voltage - Clamping (Max) @ Ipp:
- 15V
- Current - Peak Pulse (10/1000µs):
- 4A (8/20µs)
- Power - Peak Pulse:
- -
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- 13.5pF @ 1MHz
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-DFN (1.45x1.0)
AOZ8235DI-05 FAQ
1.How can I place an order for AOZ8235DI-05 through Aetrix?
Please submit a Request for Quotation (RFQ) for AOZ8235DI-05 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AOZ8235DI-05 reliable?
The price and inventory of AOZ8235DI-05 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AOZ8235DI-05 is usually 5 days.
3.What payment methods are accepted for AOZ8235DI-05?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AOZ8235DI-05 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AOZ8235DI-05?
AOZ8235DI-05 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AOZ8235DI-05 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AOZ8235DI-05?
For technical support, including AOZ8235DI-05 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AOZ8235DI-05 requirements.
6.How does Aetrix verify that AOZ8235DI-05 is sourced from the original manufacturer or authorized distributors?
All AOZ8235DI-05 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AOZ8235DI-05 meets industry standards.
7.What is the process for return or replacement of AOZ8235DI-05?
All AOZ8235DI-05 units undergo pre-shipment inspection (PSI). If there is an issue with AOZ8235DI-05, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AOZ8235DI-05 part is unused and in its original packaging.
Return procedure for AOZ8235DI-05:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AOZ8235DI-05 Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

