NXP Semiconductors CLRC66302HN,118
- Part No.:
- CLRC66302HN,118
- Manufacturer:
- NXP Semiconductors
- Category:
- RFID, RF Access, Monitoring ICs
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
CLRC66302HN,118.pdf
- Description:
- IC RFID READER 13.56MHZ 32HVQFN
- Quantity:
- Payment:

- Shipping:

Inventory:15,399
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CLRC66302HN,118 from NXP Semiconductors is a high-performance multi-protocol NFC frontend IC supporting ISO/IEC 14443A/B, FeliCa (JIS X 6319-4), ISO/IEC 15693, ISO/IEC 18092 P2P passive initiator, and EPC Class-1 HF modes. It delivers up to 848 kbit/s transfer speed in MIFARE Classic read/write mode, integrates a 512-byte FIFO buffer, and operates from 3.0 V to 5.5 V supply. It is used in secure access control terminals requiring robust contactless card detection at up to 12 cm range.
For engineers reviewing the CLRC66302HN,118 datasheet, CLRC66302HN,118 pinout, CLRC66302HN,118 application, or CLRC66302HN,118 equivalent, this page provides verified technical context, validated pin functions, real-world use scenarios, and confirmed alternative options for industrial and secure access designs.
Technical Context
The CLRC66302HN,118 implements dual transmitter outputs (TX1/TX2) and differential receiver inputs (RXP/RXN) for optimized 13.56 MHz RF front-end performance. Its analog interface handles full ASK modulation and subcarrier load modulation demodulation per ISO/IEC 14443-A/B and FeliCa standards, with hardware-accelerated CRC and parity handling for type A framing.
Digital functionality includes five independent timers (four configurable to 13.56 MHz or 212 kHz, one LFO-based wake-up timer), a dedicated SAM I²C interface, and host interface selection via IFSEL0/IFSEL1 pins for SPI, UART, or I²C-L operation. The device uses an internal PLL to derive system clocks from a 27.12 MHz crystal connected to XTAL1/XTAL2.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 3.0 V to 5.5 V - supports direct integration with 3.3 V or 5 V microcontroller systems without level-shifting |
| RF Operating Frequency | 13.56 MHz - fixed carrier frequency compliant with global NFC/RFID standards |
| Max Data Rate | 848 kbit/s - enables high-throughput MIFARE Classic transactions in both directions |
| FIFO Buffer Size | 512 bytes - reduces host CPU overhead during burst data transfers with contactless cards |
| Operating Temperature | −25 °C to +85 °C - qualified for industrial ambient conditions in access control hardware |
| Power-Down Current | 8 nA typical - enables ultra-low-power card presence detection in battery-powered readers |
| Host Interfaces | SPI (up to 10 Mbit/s), I²C (Fast-mode Plus, up to 1000 kBd), UART (RS-232 compatible, up to 1228.8 kBd) - flexible connectivity to diverse host controllers |
Pinout & Package
CLRC66302HN,118 is housed in a plastic thermal enhanced very thin quad flat package (HVQFN32, SOT617-1), 5 × 5 × 0.85 mm body, MSL1, with wettable flanks for automated optical inspection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| TX1 / TX2 | RF Transmitter Outputs | Deliver modulated 13.56 MHz carrier to antenna matching network; dual outputs support balanced or differential antenna drive |
| RXP / RXN | Differential RF Receiver Inputs | Accept received signal from antenna; differential input improves noise immunity and sensitivity |
| XTAL1 / XTAL2 | Crystal Oscillator Interface | Connects to 27.12 MHz quartz crystal; internal PLL derives all system clocks - eliminates need for external clock generator |
| IRQ | Interrupt Request Output | Active-low signal indicating card detection, frame end, timer underflow, or error - enables event-driven host firmware |
| PDOWN | Power-Down Input | Active-high signal entering hard power-down mode with 8 nA current draw - essential for low-power card polling |
| IFSEL0 / IFSEL1 | Host Interface Selection | Configures multifunction pins (IF0–IF3) for SPI, I²C, I²C-L, or UART - enables single PCB layout across multiple host architectures |
Key Features
| Feature | Design Value |
|---|---|
| Multi-protocol Support | Hardware-accelerated support for ISO/IEC 14443A/B, FeliCa, ISO/IEC 15693, and P2P passive initiator - eliminates need for host-side protocol stack implementation |
| MIFARE Classic Encryption | On-chip cryptographic engine for MIFARE Classic authentication and data encryption - offloads security processing from host MCU |
| Low-Power Card Detection (LPCD) | Configurable analog front-end monitoring with wake-up timer (Timer4) - achieves <10 µA average current during continuous card presence scanning |
| Dedicated SAM Interface | Separate I²C bus (SCL/SDA) for secure access module - isolates key storage and crypto operations from main host interface |
| Flexible Power Architecture | Independent DVDD, AVDD, TVDD, PVDD rails - allows optimized noise isolation between digital, analog, and RF power domains |
Applications
| Access Control Terminal | Gaming Kiosk |
|---|---|
Use Scenario: Contactless credential verification at office building entry points with tamper-resistant enclosure and battery backup. IC Role / Device Role / Timing Role: NFC frontend managing RF field generation, card polling, and secure MIFARE DESFire EV2 authentication handshake. Use Value: 12 cm read range enables hands-free badge presentation; hardware crypto acceleration reduces authentication latency to <150 ms. |
Use Scenario: Player account top-up and loyalty card interaction on floor-standing gaming machines in high-traffic casino environments. IC Role / Device Role / Timing Role: Dual-mode reader supporting both ISO/IEC 14443A (MIFARE Ultralight) and FeliCa (Suica/Pasmo) cards for regional compatibility. Use Value: 848 kbit/s transfer speed enables fast balance updates; LPCD maintains <5 µA standby current during idle periods between player sessions. |
| Industrial Asset Tag Reader | Secure Document Verification Station |
Use Scenario: Handheld tool for reading ISO/IEC 15693 ICODE tags embedded in machinery maintenance logs and calibration certificates. IC Role / Device Role / Timing Role: Vicinity protocol initiator with adaptive antenna tuning for variable tag orientation and metal proximity. Use Value: Differential RXP/RXN input ensures reliable demodulation of weak signals from metal-mounted tags; 512-byte FIFO prevents packet loss during rapid tag scans. |
Use Scenario: Government-issued ID document verification station requiring EMV contactless compliance and secure SAM integration. IC Role / Device Role / Timing Role: RF front-end implementing EMV-level RF parameter control (field strength, modulation index, timing jitter) per Annex A specifications. Use Value: Internal PLL and calibrated analog path meet EMV RF conformance requirements without external calibration components; dedicated SAM I²C ensures secure key handling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar NFC frontend applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CLRC66303HNE | Supports 2.5 V to 5.5 V supply; adds LPCD_OPTIONS register and enhanced Load Protocol settings for small antennas | Better suited for compact, battery-powered designs with miniature antennas | Select CLRC66303HNE for new designs requiring extended voltage range or improved low-power card detection flexibility |
| PN5180A0HN/C1 | Single-chip NFC controller with integrated MCU core; supports same protocols but adds firmware-based host stack and secure element interface | Reduces BOM count by eliminating external host MCU in simple readers | Choose PN5180A0HN/C1 when system-level integration and reduced component count outweigh the need for external host control flexibility |
Compared with CLRC66302HN,118, CLRC66303HNE offers wider supply voltage and refined LPCD tuning, while PN5180A0HN/C1 embeds processing capability at the cost of host interface flexibility - making CLRC66302HN,118 optimal for designs requiring deterministic real-time host control and proven industrial qualification.
Availability
CLRC66302HN,118 is available at Aetrix Electronics and suitable for access control terminals, gaming kiosks, and industrial asset tracking systems requiring stable component supply, long-term lifecycle assurance, and MSL1 packaging for high-reliability reflow processes.
Supply support for CLRC66302HN,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in NFC, RFID, and secure element technologies.
The CLRC663 product line was designed specifically for high-reliability, multi-standard NFC reader applications demanding hardware-accelerated protocol handling, low-power operation, and seamless integration with secure access modules.
FAQ
What is the maximum operating distance supported by CLRC66302HN,118?
The CLRC66302HN,118 achieves a typical operating distance of up to 12 cm in ISO/IEC 14443 type A and MIFARE Classic read/write mode. This range depends on antenna size, tuning, and environmental factors such as nearby metal or shielding. The device's dual TX outputs and differential RX inputs enable robust field shaping and signal recovery critical for consistent long-range performance.
Does CLRC66302HN,118 support FeliCa communication?
Yes, CLRC66302HN,118 supports FeliCa (JIS X 6319-4) communication in read/write mode, including demodulation, decoding, framing, and CRC handling. It supports FeliCa transfer speeds up to 424 kbit/s in both directions and handles FeliCa-specific signal characteristics such as subcarrier modulation and pulse-position encoding.
Can CLRC66302HN,118 operate with a 2.5 V supply?
No, CLRC66302HN,118 requires a minimum supply voltage of 3.0 V and supports operation up to 5.5 V. For 2.5 V operation, the CLRC66303 variant (e.g., CLRC66303HNE) must be used, as it is explicitly rated for 2.5 V to 5.5 V supply - a key differentiator confirmed in the official datasheet's Quick Reference Data tables.
How does CLRC66302HN,118 handle MIFARE Classic encryption?
CLRC66302HN,118 includes on-chip hardware acceleration for MIFARE Classic authentication and data encryption using Crypto1. This allows secure read/write operations with MIFARE Classic 1 kB and 4 kB cards without burdening the host MCU, reducing transaction time and improving system responsiveness in access control and payment terminals.
What host interfaces are available on CLRC66302HN,118?
CLRC66302HN,118 supports SPI (up to 10 Mbit/s), I²C-bus (Fast-mode Plus, up to 1000 kBd), and Serial UART (RS-232 compatible, up to 1228.8 kBd). Interface selection is controlled via IFSEL0/IFSEL1 pins, and a dedicated I²C bus is provided for secure access module (SAM) connection - enabling simultaneous host and SAM communication.
CLRC66302HN,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 32-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- RFID Reader
- Frequency:
- 13.56MHz
- Standards:
- ISO 14443, ISO 15693, 18000-3, MIFARE, NFC
- Interface:
- I2C, SPI, UART
- Voltage - Supply:
- 3V ~ 5.5V
- Operating Temperature:
- -25°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-HVQFN (5x5)
CLRC66302HN,118 FAQ
1.How can I place an order for CLRC66302HN,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for CLRC66302HN,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CLRC66302HN,118 reliable?
The price and inventory of CLRC66302HN,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CLRC66302HN,118 is usually 5 days.
3.What payment methods are accepted for CLRC66302HN,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CLRC66302HN,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CLRC66302HN,118?
CLRC66302HN,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CLRC66302HN,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CLRC66302HN,118?
For technical support, including CLRC66302HN,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CLRC66302HN,118 requirements.
6.How does Aetrix verify that CLRC66302HN,118 is sourced from the original manufacturer or authorized distributors?
All CLRC66302HN,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CLRC66302HN,118 meets industry standards.
7.What is the process for return or replacement of CLRC66302HN,118?
All CLRC66302HN,118 units undergo pre-shipment inspection (PSI). If there is an issue with CLRC66302HN,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CLRC66302HN,118 part is unused and in its original packaging.
Return procedure for CLRC66302HN,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CLRC66302HN,118 Tags

-
SL2S2602FTBX
NXP Semiconductors

-
ST25DV04K-IER6S3
STMicroelectronics

-
ST25DV04K-IER6C3
STMicroelectronics

-
LXMSJZNCMD-217
Murata Electronics

-
NT3H2111W0FTTJ
NXP Semiconductors

-
NT3H2111W0FHKH
NXP Semiconductors

-
M24LR04E-RMC6T/2
STMicroelectronics

-
ST25DV04KC-JF6D3
STMicroelectronics

-
ST25DV64KC-IE6S3
STMicroelectronics
-
ST25DV64K-IER6T3
STMicroelectronics

-
NT3H2211W0FTTJ
NXP Semiconductors

-
NT3H2211W0FHKH
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

