onsemi CM1213A-02SO
- Part No.:
- CM1213A-02SO
- Manufacturer:
- onsemi
- Category:
- TVS Diodes
- Package:
- SC-74, SOT-457
- Datasheet:
-
CM1213A-02SO.pdf
- Description:
- TVS DIODE 3.3VWM 10VC SC74
- Quantity:
- Payment:

- Shipping:

Inventory:9,359
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CM1213A-02SO from onsemi is a 2-channel low-capacitance ESD protection array designed for high-speed data lines, featuring 0.85 pF typical channel input capacitance, ±12 kV IEC 61000−4−2 contact discharge rating, and integrated VP–VN Zener clamping. It protects differential signal paths in USB2.0 and HDMI interfaces while maintaining signal integrity.
For engineers reviewing the CM1213A-02SO datasheet, pinout, applications, or equivalent options, key selection criteria include channel count, ultra-low capacitance matching (0.02 pF typical), clamp voltage under 1 A transient (+10 V / −1.7 V), dynamic resistance (0.9 Ω / 0.5 Ω), and SC-74 package compatibility with high-density PCB layouts.
Technical Context
The CM1213A-02SO implements dual bidirectional ESD protection channels using stacked diode pairs per I/O line, each steering transients to VP or VN rails. Its embedded Zener diode between VP and VN provides rail-to-rail clamping without requiring an external bypass capacitor for positive ESD strikes.
Each channel operates within a 3.3–5.5 V supply range and withstands ≥1000 IEC 61000−4−2 level 4 ESD strikes at ±8 kV. The device maintains stable capacitance across temperature and bias voltage, enabling use in timing-critical serial interfaces like USB2.0 and PCIe.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ESD Rating (IEC 61000−4−2) | ±12 kV contact discharge - meets Level 4 immunity for industrial and consumer end-equipment certification. |
| Channel Input Capacitance | 0.85 pF typical at 1 MHz - preserves signal integrity on 480 Mbps USB2.0 and 1.65 Gbps DVI/HDMI links. |
| Capacitance Matching | 0.02 pF typical - ensures balanced differential signaling and minimizes skew in high-speed pairs. |
| Clamp Voltage (IPP = 1 A) | +10 V (positive) / −1.7 V (negative) - limits protected line overvoltage during fast ESD events. |
| Dynamic Resistance | 0.9 Ω (positive) / 0.5 Ω (negative) - reduces voltage overshoot by limiting IR drop during transient conduction. |
| Operating Supply Range | 3.3 V to 5.5 V (VP–VN) - supports standard logic rails including USB VBUS and HDMI DDC lines. |
| Leakage Current | 1.0 µA max at 5 V - avoids loading of high-impedance receivers in standby or low-power modes. |
Pinout & Package
CM1213A-02SO is housed in a Pb-free SC-74 (CASE 318F) surface-mount package measuring 2.10 mm × 1.25 mm × 0.95 mm, optimized for space-constrained USB and display interface routing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | NC | No internal connection - left unconnected on PCB; no routing or thermal tie required. |
| 2 | VN | Negative supply rail (GND) - must be connected directly to system ground plane with minimal inductance. |
| 3 | CH1 | ESD-protected I/O channel 1 - placed adjacent to protected signal trace (e.g., USB D+). |
| 4 | CH2 | ESD-protected I/O channel 2 - paired with CH1 for differential signals (e.g., USB D−). |
| 5 | NC | No internal connection - electrically isolated; may be used as thermal pad anchor if grounded. |
| 6 | VP | Positive supply rail - tied to local 3.3 V or 5 V rail; requires 0.22 µF ceramic capacitor to ground for optimal clamping. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-channel ESD protection | Independent CH1/CH2 paths enable simultaneous protection of differential pairs without crosstalk coupling. |
| Ultra-low capacitance (0.85 pF) | Minimizes insertion loss and phase distortion up to 1 GHz - validated via S21 measurements at 0 V and 2.5 V DC bias. |
| Zener-integrated VP–VN rail clamp | Eliminates need for external VP-to-ground capacitor in most applications, reducing BOM count and layout area. |
| 0.02 pF capacitance matching | Ensures <0.1% skew between CH1 and CH2 - critical for maintaining common-mode rejection in USB/HDMI receivers. |
| 1000+ ESD strike endurance | Validated per IEC 61000−4−2 level 4 (±8 kV contact × 1000 pulses) with full post-strike parametric verification. |
Applications
| USB2.0 Interface Protection | HDMI/DVI Data Lane Protection |
|---|---|
|
Use Scenario: Protecting D+/D− differential pair on notebook USB ports against user-handling ESD events. IC Role / Device Role / Timing Role: Bidirectional transient voltage suppressor placed at connector entry point, clamping ESD energy before it reaches USB PHY. Use Value: 0.85 pF capacitance prevents signal degradation at 480 Mbps; matched channels preserve differential impedance and eye diagram integrity. |
Use Scenario: Shielding TMDS clock and data lanes in LCD monitor HDMI receptacles from cable-discharge events. IC Role / Device Role / Timing Role: Low-capacitance ESD shunt positioned immediately after EMI filter, referenced to local 3.3 V rail. Use Value: +10 V / −1.7 V clamp voltage ensures downstream receiver ICs remain within absolute maximum ratings during 12 kV contact strikes. |
| PCIe Gen1/Gen2 Lane Protection | IEEE 1394 FireWire Port Protection |
|
Use Scenario: Safeguarding PCIe x1/x4 differential lanes in industrial control backplanes exposed to maintenance personnel ESD. IC Role / Device Role / Timing Role: Per-lane ESD guard device mounted at edge connector, with VP tied to 3.3 V auxiliary rail. Use Value: 0.9 Ω dynamic resistance limits peak overshoot to <1.5 V above rail during 1 A transient, preserving signal margin. |
Use Scenario: Hardening FireWire 400/800 ports on audio/video editing workstations against repeated hot-plug ESD stress. IC Role / Device Role / Timing Role: Dual-channel protector applied to data pair (TPA/TPB) with VN grounded and VP decoupled locally. Use Value: 0.02 pF capacitance matching prevents jitter accumulation in 400 Mbps isochronous streams, meeting IEEE 1394a jitter specs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPD2E001DRYR | Single-channel, 0.8 pF, SOT-5X3 (1.6 × 1.6 mm); lacks integrated VP–VN Zener. | Requires external 0.1 µF VP-to-GND capacitor; better suited for single-ended lines with tight board area constraints. | Select when protecting individual lines (e.g., UART) where dual-channel integration is unnecessary. |
| ESD5451N-2/TR | 2-channel, 0.5 pF, X1-DFN1006-2 (1.0 × 0.6 mm); no VP/VN pins - uses ground-referenced architecture. | Lower capacitance but higher clamp voltage (+15 V); limited to 3.6 V systems; no rail-clamp functionality. | Prefer for ultra-high-speed (>1 Gbps) single-supply interfaces where footprint is primary constraint and rail clamping is not required. |
Compared with TPD2E001DRYR and ESD5451N-2/TR, CM1213A-02SO uniquely combines dual-channel protection, integrated VP–VN Zener clamping, and 0.02 pF matching in a 2.1 × 1.25 mm SC-74 package-making it optimal for differential high-speed interfaces requiring rail-aware ESD suppression without added passive components.
Availability
CM1213A-02SO is available at Aetrix Electronics and suitable for USB2.0, HDMI, PCIe, and IEEE 1394 applications requiring stable component supply, long-term production continuity, and automotive-grade reliability (AEC-Q101 qualified variants available).
Supply support for CM1213A-02SO includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient power and signal management solutions, serving automotive, industrial, cloud, and consumer markets with differentiated analog, discrete, and sensor technologies.
The CM1213A family was developed specifically for high-speed serial interface ESD protection, targeting design-in in USB, HDMI, DisplayPort, and PCIe systems where minimal capacitive loading and rail-aware clamping are mandatory.
FAQ
What is the maximum operating voltage for CM1213A-02SO?
The CM1213A-02SO supports an operating supply voltage (VP – VN) of 3.3 V to 5.5 V, as specified in Table 3 of the datasheet. This range covers standard USB VBUS (5 V), HDMI DDC (3.3 V), and PCIe auxiliary rails. Exceeding 5.5 V risks permanent damage per absolute maximum ratings.
Does CM1213A-02SO require an external capacitor on the VP pin?
While the integrated Zener diode between VP and VN eliminates the *requirement* for an external capacitor, onsemi recommends a 0.22 µF ceramic capacitor between VP and ground for lowest possible clamp voltage-especially when VP is biased significantly below the Zener breakdown voltage. This improves protection performance during fast positive transients.
How many ESD strikes can CM1213A-02SO withstand before degradation?
CM1213A-02SO is rated for over 1000 ESD strikes per IEC 61000−4−2 level 4 testing (±8 kV contact discharge, 1-second intervals, continuous test run). Post-test validation confirms all electrical parameters-including leakage, capacitance, and clamp voltage-remain within specification limits.
Is CM1213A-02SO compliant with automotive standards?
The base CM1213A-02SO is not automotive-qualified, but its SZ-prefix variant (e.g., SZCM1213A-02SO) is AEC-Q101 qualified and PPAP capable. Both share identical electrical and mechanical specifications; only the SZ version undergoes additional automotive-specific stress testing and traceability controls.
What is the thermal resistance (θJA) of CM1213A-02SO in SC-74 package?
The datasheet does not specify θJA for the SC-74 variant. However, based on package geometry (2.10 × 1.25 mm) and construction, typical θJA for SC-74 devices with 2-layer PCB and minimal copper is ~220 °C/W. For thermal design, limit power dissipation to ≤25 mW (per absolute max rating) and verify junction temperature using worst-case IPP × VCL × duty cycle.
CM1213A-02SO Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- SC-74, SOT-457
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Steering (Rail to Rail)
- Unidirectional Channels:
- 2
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 3.3V
- Voltage - Breakdown (Min):
- 6V
- Voltage - Clamping (Max) @ Ipp:
- 10V (Typ)
- Current - Peak Pulse (10/1000µs):
- 1A (8/20µs)
- Power - Peak Pulse:
- -
- Power Line Protection:
- Yes
- Applications:
- General Purpose
- Capacitance @ Frequency:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SC-74
CM1213A-02SO FAQ
1.How can I place an order for CM1213A-02SO through Aetrix?
Please submit a Request for Quotation (RFQ) for CM1213A-02SO on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CM1213A-02SO reliable?
The price and inventory of CM1213A-02SO are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CM1213A-02SO is usually 5 days.
3.What payment methods are accepted for CM1213A-02SO?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CM1213A-02SO transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CM1213A-02SO?
CM1213A-02SO orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CM1213A-02SO order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CM1213A-02SO?
For technical support, including CM1213A-02SO datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CM1213A-02SO requirements.
6.How does Aetrix verify that CM1213A-02SO is sourced from the original manufacturer or authorized distributors?
All CM1213A-02SO products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CM1213A-02SO meets industry standards.
7.What is the process for return or replacement of CM1213A-02SO?
All CM1213A-02SO units undergo pre-shipment inspection (PSI). If there is an issue with CM1213A-02SO, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CM1213A-02SO part is unused and in its original packaging.
Return procedure for CM1213A-02SO:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CM1213A-02SO Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

