onsemi CM1223-02SO
- Part No.:
- CM1223-02SO
- Manufacturer:
- onsemi
- Category:
- TVS Diodes
- Package:
- SC-74A, SOT-753
- Datasheet:
-
CM1223-02SO.pdf
- Description:
- TVS DIODE 3.3VWM 8.8VC SOT23-5
- Quantity:
- Payment:

- Shipping:

Inventory:2,523
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CM1223-02SO from onsemi is a 2-channel low-capacitance ESD protection diode array in SOT23-5 package, designed for high-speed data lines requiring ≤1.0 pF channel input capacitance, ±8 kV IEC 61000−4−2 contact ESD protection, and integrated backdrive current blocking. It protects USB 2.0 and HDMI signal paths by steering ESD transients to VP/VN rails via series diode pairs and an embedded Zener.
For engineers reviewing the CM1223-02SO datasheet, pinout, applications, or equivalent options, key selection criteria include its 1.0 pF typical input capacitance, 0.02 pF channel-to-channel capacitance matching for differential integrity, mutual capacitance of 0.11 pF between adjacent pins, ±15 kV HBM rating, and integrated backdrive diode limiting reverse current to ≤5 µA.
Technical Context
The CM1223-02SO implements dual-channel ESD protection using two series-connected steering diodes per channel - one to VP and one to VN - enabling bidirectional clamping of positive and negative ESD transients. A Zener diode between VP and VN absorbs positive strikes on the supply rail, eliminating need for external bypass capacitors.
Its integrated backdrive protection diode blocks reverse current flow from powered downstream devices (e.g., HDMI source to unpowered sink), guaranteeing ≤5 µA leakage when I/O voltage exceeds VP. The device operates across –40°C to +85°C with 3.3 V to 5.5 V supply range and supports 1 A peak clamp current at <1 ns response time.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ESD Rating (IEC 61000−4−2) | ±8 kV contact discharge - meets Level 4 immunity for system-level ESD robustness |
| Channel Input Capacitance | 1.0 pF typical at 1 MHz - preserves signal integrity on 480 Mbps USB 2.0 and 1.65 Gbps DVI/HDMI links |
| Capacitance Matching | 0.02 pF typical difference between CH1/CH2 - ensures balanced differential signaling performance |
| Mutual Capacitance | 0.11 pF typical between adjacent signal pins - minimizes crosstalk in compact layouts |
| Clamp Voltage (VCL) | +8.8 V / −1.4 V at 1 A, 8/20 µs - limits transient overvoltage to safe levels for protected ICs |
| Dynamic Resistance (RDYN) | 0.7 Ω (positive) / 0.4 Ω (negative) - enables fast energy dissipation during ESD events |
| Backdrive Leakage | ≤5 µA max when I/O > VP - prevents unintended power-up of unpowered subsystems |
Pinout & Package
SOT23-5 package (Case 527AH), Pb-free, 2.90 mm × 2.80 mm × 1.45 mm body, 0.95 mm pitch, surface-mountable with gull-wing leads.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 | NC | No-connect terminal - must remain unconnected; no internal connection or function |
| 2 | VN | Negative supply rail (GND reference) - return path for negative ESD current and backdrive blocking |
| 3 | CH1 | First protected I/O channel - bidirectionally clamped to VP/VN; supports 480 Mbps data rates |
| 4 | CH2 | Second protected I/O channel - matched capacitance and timing to CH1 for differential pair use |
| 5 | VP | Positive supply rail - clamped by internal Zener; eliminates need for external 0.1 µF bypass capacitor |
Key Features
| Feature | Design Value |
|---|---|
| Integrated backdrive protection diode | Blocks reverse current flow into unpowered systems (e.g., HDMI sink off while source on), limiting leakage to ≤5 µA |
| Zener-based VP rail protection | Eliminates requirement for external bulk bypass capacitor on VP, reducing BOM count and PCB area |
| 0.02 pF channel capacitance mismatch | Enables use in high-fidelity differential interfaces (USB 2.0, DVI) without skew-induced jitter |
| 0.11 pF mutual capacitance | Minimizes inter-pair crosstalk in tightly spaced routing, critical for multi-lane high-speed ports |
| 1000+ ESD strike endurance | Ensures long-term reliability in production test environments and field-replaceable interfaces |
Applications
| USB 2.0 Data Lines | HDMI TMDS Channels |
|---|---|
Use Scenario: Protecting D+ and D− lines of USB 2.0 ports in notebooks and docking stations against ESD during hot-plug events. IC Role / Device Role / Timing Role: Bidirectional ESD clamp placed within 3 mm of USB connector, steering transients to local 3.3 V rail and chassis ground. Use Value: 1.0 pF channel capacitance avoids signal rise-time degradation at 480 Mbps; 0.02 pF matching maintains differential skew below 1 ps. |
Use Scenario: Shielding TMDS clock and data pairs in HDMI source devices (e.g., set-top boxes) from user-handling ESD. IC Role / Device Role / Timing Role: Dual-channel array protecting one TMDS differential pair, with VP tied to 3.3 V and VN to ground. Use Value: 0.11 pF mutual capacitance prevents crosstalk-induced eye closure; ±8 kV IEC rating satisfies CE/UL compliance requirements. |
| DVI Link Channels | PCIe Gen1 Differential Pairs |
Use Scenario: Securing DVI-D dual-link outputs in LCD monitors where space-constrained layout demands minimal added capacitance. IC Role / Device Role / Timing Role: Two CM1223-02SO units protecting four TMDS channels (two per device), each handling one differential pair. Use Value: NC pin allows flexible placement near edge connectors; SOT23-5 footprint fits 1.27 mm pitch routing constraints. |
Use Scenario: Adding ESD resilience to PCIe Gen1 (2.5 Gbps) root complex or endpoint interfaces without degrading 100 Ω differential impedance. IC Role / Device Role / Timing Role: Per-lane protection on RX/TX differential pairs, leveraging matched capacitance to avoid common-mode imbalance. Use Value: ≤1.5 pF max CIN ensures insertion loss remains <0.5 dB up to 1.25 GHz; dynamic resistance <0.7 Ω sustains fast transient response. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CM1213-02SO | Same SOT23-5 package and pinout, but lacks integrated backdrive diode and Zener rail protection | Requires external 0.1 µF VP bypass capacitor and cannot block reverse current in powered/unpowered mixed systems | Select CM1213-02SO only if backdrive risk is absent and board space allows extra capacitor |
| TPD2E001DRSR | 2-channel, 1.0 pF CIN, ±8 kV IEC, but uses 6-pin SON package with different pin mapping (no NC pin) | Higher thermal dissipation (400 mW vs. 225 mW), yet lacks Zener rail protection and backdrive blocking | Choose TPD2E001DRSR when higher power handling is needed and VP rail protection is provided externally |
Compared with CM1213-02SO and TPD2E001DRSR, the CM1223-02SO uniquely integrates both Zener-based VP rail protection and backdrive current blocking in the same SOT23-5 footprint - reducing component count by one capacitor and preventing system-level reset failures caused by reverse biasing.
Availability
CM1223-02SO is available at Aetrix Electronics and suitable for USB 2.0 port protection, HDMI TMDS line safeguarding, and PCIe Gen1 differential pair ESD hardening requiring stable component supply across industrial, consumer, and computing platforms.
Supply support for CM1223-02SO includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, sensing, and connectivity solutions for automotive, industrial, cloud, and consumer markets.
The CM1223-02SO belongs to onsemi's industry-first low-capacitance ESD protection array family, engineered specifically for high-speed serial interfaces where sub-1.2 pF loading and integrated backdrive protection are mandatory design requirements.
FAQ
What is the maximum operating voltage range for the CM1223-02SO?
The CM1223-02SO supports an operating supply voltage range of 3.3 V to 5.5 V between VP and VN terminals. Its absolute maximum rating is 6.0 V, and it functions reliably across –40°C to +85°C ambient temperature. This range aligns with standard I/O voltage domains in USB 2.0, HDMI, and DVI interfaces, ensuring compatibility without level-shifting circuitry. The CM1223-02SO maintains specified ESD performance and leakage characteristics throughout this range.
Does the CM1223-02SO require external bypass capacitors on the VP rail?
No, the CM1223-02SO does not require external bypass capacitors on the VP rail due to its integrated Zener diode between VP and VN. This Zener absorbs positive ESD strikes on the supply rail and stabilizes VP during transients. Test data confirms stable clamping behavior with VP floating - eliminating the need for a 0.1 µF ceramic capacitor typically used with competing arrays. This reduces BOM count and saves PCB area in space-constrained designs using the CM1223-02SO.
How does the backdrive protection in the CM1223-02SO function?
The CM1223-02SO incorporates a dedicated backdrive protection diode between VP and VN that blocks reverse current flow from a higher-voltage I/O pin into the local supply rail when the system is partially powered. For example, if an HDMI source remains active while the sink is off, the diode limits leakage to ≤5 µA - preventing unintended charging of bulk capacitance and avoiding POR-related reset failures. This functionality is intrinsic to the CM1223-02SO die structure and requires no external components or configuration.
Can the CM1223-02SO be used for differential signal protection like USB D+/D−?
Yes, the CM1223-02SO is explicitly designed for differential signal protection. Its 0.02 pF typical capacitance mismatch between CH1 and CH2 ensures minimal skew (<1 ps) at 480 Mbps, preserving signal integrity on USB 2.0 D+/D− pairs. The 0.11 pF mutual capacitance between adjacent pins further reduces crosstalk. Layout best practices - placing the CM1223-02SO within 3 mm of the connector and maintaining symmetric trace lengths - maximize its effectiveness for differential ESD hardening.
What is the thermal power rating of the CM1223-02SO in its SOT23-5 package?
The CM1223-02SO has a package power rating of 225 mW in its SOT23-5 (Case 527AH) package, as specified in Table 3 of the official datasheet. This rating applies under standard operating conditions (–40°C to +85°C) and accounts for power dissipation during ESD clamping events and steady-state leakage. Derating is recommended above +70°C ambient, and PCB copper area should follow onsemi's recommended soldering footprint to maintain thermal performance. This 225 mW limit is sufficient for transient ESD energy absorption without thermal runaway in the CM1223-02SO.
CM1223-02SO Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- SC-74A, SOT-753
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Steering (Rail to Rail)
- Unidirectional Channels:
- 2
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 3.3V
- Voltage - Breakdown (Min):
- 6V
- Voltage - Clamping (Max) @ Ipp:
- 8.8V (Typ)
- Current - Peak Pulse (10/1000µs):
- 1A (8/20µs)
- Power - Peak Pulse:
- -
- Power Line Protection:
- Yes
- Applications:
- General Purpose
- Capacitance @ Frequency:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-5
CM1223-02SO FAQ
1.How can I place an order for CM1223-02SO through Aetrix?
Please submit a Request for Quotation (RFQ) for CM1223-02SO on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CM1223-02SO reliable?
The price and inventory of CM1223-02SO are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CM1223-02SO is usually 5 days.
3.What payment methods are accepted for CM1223-02SO?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CM1223-02SO transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CM1223-02SO?
CM1223-02SO orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CM1223-02SO order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CM1223-02SO?
For technical support, including CM1223-02SO datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CM1223-02SO requirements.
6.How does Aetrix verify that CM1223-02SO is sourced from the original manufacturer or authorized distributors?
All CM1223-02SO products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CM1223-02SO meets industry standards.
7.What is the process for return or replacement of CM1223-02SO?
All CM1223-02SO units undergo pre-shipment inspection (PSI). If there is an issue with CM1223-02SO, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CM1223-02SO part is unused and in its original packaging.
Return procedure for CM1223-02SO:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CM1223-02SO Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
