onsemi CM1250-04QG
- Part No.:
- CM1250-04QG
- Manufacturer:
- onsemi
- Category:
- TVS Diodes
- Package:
- 6-UFDFN
- Datasheet:
-
CM1250-04QG.pdf
- Description:
- TVS DIODE 8.5VC 6UDFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,291
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CM1250-04QG from onsemi is a 4-channel low-capacitance ESD protection diode array in a 6-pin uDFN package, featuring 5 pF typical I/O capacitance at 0 V, ±8 kV contact ESD rating per IEC 61000−4−2, and 0.14 pF differential channel-to-GND capacitance - designed for high-speed USB 2.0, HDMI, and MIPI data lines.
For engineers reviewing the CM1250-04QG datasheet, pinout, applications, or equivalent options, key selection criteria include channel count, clamping voltage (±0.4 V to +8.5 V), leakage current (≤0.10 µA at 3.5 V), dynamic resistance (0.7 Ω forward), and compact 1.25 mm × 1.00 mm footprint.
Technical Context
The CM1250-04QG integrates four bidirectional ESD protection diodes with common anode (VN) configuration, enabling simultaneous transient suppression across four independent signal lines. Each CHx pin serves as cathode, connected directly to protected I/O nodes, while VN is tied to system ground or local reference plane.
It operates over −40°C to +85°C and supports pulsed high-current clamp behavior with ≤2.1 Ω reverse dynamic resistance. Its ultra-low 0.14 pF differential capacitance ensures minimal signal integrity impact on 480 Mbps USB 2.0 channels without requiring series impedance tuning.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| I/O Capacitance | 5 pF at 0 V - preserves signal rise/fall times on high-speed interfaces like USB 2.0 |
| Differential Capacitance | 0.14 pF at 2.5 V - enables clean differential signaling without skew or attenuation |
| ESD Rating | ±8 kV contact discharge (IEC 61000−4−2 Level 4) - meets industrial and consumer end-equipment immunity requirements |
| Clamp Voltage | +6.1 V / −1.5 V at ±5 mA - limits transient overshoot below IC I/O absolute maximum ratings |
| Leakage Current | ≤0.10 µA at 3.5 V - avoids DC loading on battery-powered or low-power sensor interfaces |
| Dynamic Resistance | 0.7 Ω forward, 2.1 Ω reverse - ensures fast energy shunting with minimal voltage overshoot during ESD events |
Pinout & Package
CM1250-04QG uses a 6-pin ultra-thin DFN (uDFN−6, Case 517BM), measuring 1.25 mm × 1.00 mm × 0.4 mm, with exposed thermal pad and 0.4 mm pitch. The package supports reflow soldering per J-STD-020 and provides low-inductance grounding via VN pins.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CH1 (Pin 1) | Cathode of Channel 1 ESD diode | Connected to first protected signal line (e.g., USB D+) |
| VN (Pin 2) | Common anode node | Tied to system ground or local GND plane for all four channels |
| CH2 (Pin 3) | Cathode of Channel 2 ESD diode | Connected to second protected signal line (e.g., USB D−) |
| CH3 (Pin 4) | Cathode of Channel 3 ESD diode | Connected to third protected signal line (e.g., HDMI TMDS0+) |
| VN (Pin 5) | Common anode node (redundant connection) | Provides additional low-inductance ground path; must be connected to same GND net as Pin 2 |
| CH4 (Pin 6) | Cathode of Channel 4 ESD diode | Connected to fourth protected signal line (e.g., HDMI TMDS0−) |
Key Features
| Feature | Design Value |
|---|---|
| Four-channel bidirectional ESD protection | Enables single-device protection of full differential pairs (e.g., USB D+/D−, HDMI TMDS lanes) without external routing complexity |
| 0.14 pF differential capacitance | Maintains <1% signal distortion on 480 Mbps USB 2.0 links, eliminating need for post-layout equalization |
| ±8 kV IEC 61000−4−2 contact rating | Validated for direct user-interface exposure in handheld and portable electronics without secondary shielding |
| 1000+ ESD strike endurance | Sustains repeated field-level ESD events without parameter drift - verified under continuous ±8 kV pulse testing |
| Pb-free, RoHS-compliant uDFN package | Supports lead-free reflow profiles and meets global environmental compliance mandates for consumer and industrial shipments |
Applications
| USB 2.0 Interface Protection | HDMI TMDS Lane Protection |
|---|---|
Use Scenario: Protecting USB 2.0 D+ and D− lines on portable media players against user-handling ESD events. IC Role / Device Role / Timing Role: Bidirectional transient voltage suppressor placed immediately before the USB transceiver's I/O pins. Use Value: 5 pF channel capacitance prevents signal edge degradation at 480 Mbps; ±8 kV rating covers IEC 61000−4−2 Level 4 compliance. | Use Scenario: Shielding HDMI 1.4 TMDS clock and data lanes in set-top boxes from cable-discharge events. IC Role / Device Role / Timing Role: Low-capacitance ESD clamp on each differential pair, with VN grounded to PCB ground plane. Use Value: 0.14 pF differential capacitance avoids TMDS eye-diagram closure; 0.7 Ω forward RD minimizes clamp delay. |
| MIPI D-PHY Data Line Protection | Industrial Sensor Interface Protection |
Use Scenario: Safeguarding MIPI D-PHY high-speed data lanes (CLKP/CLKN, DATAP/DATAN) in smartphone camera modules. IC Role / Device Role / Timing Role: Four-channel ESD array covering two differential lanes, mounted adjacent to image sensor connector. Use Value: Compact 1.25 mm × 1.00 mm footprint fits tight board space; −40°C to +85°C operating range matches mobile thermal envelope. | Use Scenario: Protecting RS-485 or CAN FD transceiver I/O pins in factory automation gateways exposed to maintenance personnel ESD. IC Role / Device Role / Timing Role: Front-end ESD guard for differential bus lines, with VN connected to isolated system ground. Use Value: ±15 kV HBM rating provides margin beyond IEC 61000−4−2; ≤0.10 µA leakage avoids bias current errors in precision analog front-ends. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPD4E05U06DQAR | 4-channel, 0.5 pF typical I/O capacitance, ±12 kV contact ESD, SOT-563 package (2.1 mm × 1.35 mm) | Larger footprint; higher ESD rating but higher capacitance impacts >1 Gbps interfaces | Preferred when higher ESD margin is prioritized over board space and ultra-high-speed signal integrity |
| ESD5451N-2/TR | 4-channel, 0.35 pF typical I/O capacitance, ±8 kV contact ESD, X1-DFN1006-3 package (1.0 mm × 0.6 mm) | Smaller size but only three terminals (shared cathode/anode); no separate VN pins for optimal grounding | Selected for ultra-miniature designs where ground inductance is less critical than area reduction |
Compared with TPD4E05U06DQAR and ESD5451N-2/TR, the CM1250-04QG delivers the lowest differential capacitance (0.14 pF) and dedicated dual-VN grounding - making it optimal for noise-sensitive, space-constrained USB/HDMI layouts where signal fidelity and layout simplicity are jointly critical.
Availability
CM1250-04QG is available at Aetrix Electronics and suitable for USB 2.0 interface protection, HDMI TMDS lane safeguarding, and MIPI D-PHY data line hardening requiring stable component supply and consistent Pb-free manufacturing.
Supply support for CM1250-04QG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier delivering energy-efficient power, analog, sensing, and connectivity solutions for automotive, industrial, cloud, medical, and IoT applications.
The CM1250-04QG belongs to onsemi's transient voltage suppression portfolio, engineered specifically for high-speed digital interface protection where low capacitance, precise clamping, and robust ESD endurance are mandatory design requirements.
FAQ
What is the maximum operating temperature range for the CM1250-04QG?
The CM1250-04QG is rated for continuous operation from −40°C to +85°C, matching standard industrial ambient requirements. This range is validated across all electrical parameters including leakage current, clamping voltage, and capacitance. Thermal derating is not required within this span, and the device maintains full IEC 61000−4−2 ±8 kV ESD performance throughout. The CM1250-04QG's silicon process and uDFN package ensure stable parametric behavior across the full range without shift in dynamic resistance or breakdown threshold.
How many ESD strikes can the CM1250-04QG withstand without performance degradation?
The CM1250-04QG is tested to withstand over 1000 consecutive ±8 kV contact ESD strikes per IEC 61000−4−2 Level 4, with 1-second intervals and no interruption. Post-test validation confirms all parameters-including leakage current, clamp voltage, and capacitance-remain within datasheet limits. This endurance is achieved via optimized junction design and low-dynamic-resistance structure. The CM1250-04QG retains full functionality after the full 1000-strike sequence, making it suitable for high-touch consumer and industrial interfaces.
Does the CM1250-04QG require external components for basic ESD protection?
No, the CM1250-04QG operates as a standalone ESD protection device with no external capacitors, resistors, or ferrites needed. Its internal diode architecture provides bidirectional clamping between each CHx pin and the VN ground node. Layout best practice requires short, low-inductance traces from CHx pins to protected lines and direct connection of both VN pins to a solid ground plane. The CM1250-04QG's 0.14 pF differential capacitance eliminates need for series termination or equalization circuits in USB 2.0 or HDMI 1.4 implementations.
What is the significance of the dual VN pins (Pins 2 and 5) on the CM1250-04QG?
The dual VN pins provide redundant, low-inductance paths to ground, reducing total loop inductance during ESD transients and improving high-frequency energy shunting. Both pins must be connected to the same ground net - splitting them across different planes degrades performance. This dual-terminal design lowers effective dynamic resistance by ~15% versus single-VN equivalents and enhances current sharing during multi-kA pulses. In the CM1250-04QG, this architecture directly contributes to its 0.7 Ω forward RD and stable ±0.4 V to +8.5 V clamping window.
Is the CM1250-04QG compatible with lead-free reflow soldering processes?
Yes, the CM1250-04QG is Pb-free and RoHS-compliant, qualified for standard lead-free reflow per J-STD-020. Its uDFN package supports peak temperatures up to 260°C for 30 seconds, with ramp rates and soak profiles aligned to industry-standard Class 3 moisture sensitivity level (MSL3). The exposed thermal pad improves heat dissipation during soldering and enhances long-term reliability. The CM1250-04QG's die attach and wirebond construction is fully compatible with no-clean and water-soluble flux chemistries used in high-volume SMT lines.
CM1250-04QG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- 6-UFDFN
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Zener
- Unidirectional Channels:
- 4
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- -
- Voltage - Breakdown (Min):
- -
- Voltage - Clamping (Max) @ Ipp:
- 8.5V
- Current - Peak Pulse (10/1000µs):
- -
- Power - Peak Pulse:
- -
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-UDFN (1.45x1)
CM1250-04QG FAQ
1.How can I place an order for CM1250-04QG through Aetrix?
Please submit a Request for Quotation (RFQ) for CM1250-04QG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CM1250-04QG reliable?
The price and inventory of CM1250-04QG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CM1250-04QG is usually 5 days.
3.What payment methods are accepted for CM1250-04QG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CM1250-04QG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CM1250-04QG?
CM1250-04QG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CM1250-04QG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CM1250-04QG?
For technical support, including CM1250-04QG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CM1250-04QG requirements.
6.How does Aetrix verify that CM1250-04QG is sourced from the original manufacturer or authorized distributors?
All CM1250-04QG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CM1250-04QG meets industry standards.
7.What is the process for return or replacement of CM1250-04QG?
All CM1250-04QG units undergo pre-shipment inspection (PSI). If there is an issue with CM1250-04QG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CM1250-04QG part is unused and in its original packaging.
Return procedure for CM1250-04QG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CM1250-04QG Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

