onsemi CM1293-04SO
- Part No.:
- CM1293-04SO
- Manufacturer:
- onsemi
- Category:
- TVS Diodes
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
CM1293-04SO.pdf
- Description:
- 8-CHANNEL LOW CAPACITANCE ESD PR
- Quantity:
- Payment:

- Shipping:

Inventory:6,385
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CM1293-04SO from onsemi is an 8-channel low-capacitance ESD protection array in MSOP-10 package, designed for high-speed data lines requiring ≤1.5 pF channel-to-channel capacitance, ±8 kV IEC 61000-4-2 contact discharge rating, and integrated VP-VN Zener clamping to eliminate external bypass capacitors-used in HDMI, USB2.0, and SATA interfaces.
For engineers reviewing the CM1293-04SO datasheet, pinout, applications, or equivalent options, key selection criteria include channel count (8), max input capacitance (1.5 pF typ), clamp voltage (+8.8 V / −1.4 V at 1 A), supply rail tolerance (3.3–5.5 V), and MSOP-10 footprint compatibility with high-density PCB layouts.
Technical Context
The CM1293-04SO implements a dual-diode steering architecture per channel, directing ESD transients to VP or VN rails, with an embedded Zener diode between VP and VN to clamp supply rail overvoltage and suppress need for external decoupling. It operates across −40°C to +85°C with no external capacitor required on VP under nominal conditions.
Each I/O channel exhibits ≤1.5 pF typical capacitance at 1 MHz with 0.02 pF matching, mutual coupling <0.11 pF between adjacent pins, and dynamic resistance of 0.7 Ω (positive) / 0.4 Ω (negative) during 8/20 µs transients-enabling signal integrity preservation in >480 Mbps USB2.0 and 3 Gbps SATA links.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ESD Rating | ±8 kV contact discharge per IEC 61000-4-2 Level 4-validates robustness against real-world handling ESD events without system-level failure. |
| Channel Capacitance | 1.5 pF typical at 1 MHz-minimizes signal distortion and insertion loss in high-speed differential pairs like HDMI and USB2.0. |
| Clamp Voltage | +8.8 V / −1.4 V at 1 A (8/20 µs)-limits transient overvoltage seen by downstream ICs, protecting sensitive PHY inputs. |
| Supply Range | 3.3 V to 5.5 V (VP–VN)-supports both 3.3 V logic systems and mixed-voltage designs with single-supply operation. |
| Leakage Current | ±1.0 µA max at 5 V-ensures negligible DC loading on data lines, critical for battery-powered portable devices. |
| Operating Temp | −40°C to +85°C-guarantees functionality in industrial and consumer environments including set-top boxes and digital TVs. |
Pinout & Package
CM1293-04SO is housed in a 3×3 mm MSOP-10 package (Case 846AE), lead-free and RoHS compliant, with exposed pad not electrically connected. Pin layout supports compact routing near connectors for minimal trace inductance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4, 6, 7, 9, 10 | CH1–CH8 I/O | Eight bidirectional ESD protection channels-each connects directly to a high-speed data line (e.g., HDMI TMDS+, USB D+, SATA TX+). |
| 5 | VN | Negative supply rail terminal-must be tied to system ground plane with low-inductance path to ensure effective negative transient clamping. |
| 8 | VP | Positive supply rail terminal-clamped internally by Zener to limit VP rise during positive ESD strikes; eliminates need for external 0.22 µF capacitor unless lowest VCL is required. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated VP–VN Zener | Clamps supply rail overvoltage during ESD events and removes requirement for external bypass capacitor-reducing BOM count and PCB area. |
| Low channel capacitance | 1.5 pF typical ensures <0.5 dB insertion loss up to 1 GHz-preserving eye diagram integrity in USB2.0 and HDMI 1.4 applications. |
| High ESD endurance | Withstands ≥1000 ±8 kV contact discharges per pin-validated under continuous IEC 61000-4-2 Level 4 testing without parameter shift. |
| Matched channel capacitance | 0.02 pF max mismatch between channels-maintains skew control in parallel high-speed buses like DVI and LVDS interfaces. |
Applications
| HDMI Port Protection | USB2.0 Interface Protection |
|---|---|
Use Scenario: Protecting HDMI TMDS differential pairs in notebook PCs and digital TVs against ESD from hot-plug cable insertion. IC Role / Device Role / Timing Role: Bidirectional ESD clamp placed immediately after HDMI connector, before the HDMI receiver PHY. Use Value: 1.5 pF channel capacitance prevents signal degradation at 2.25 Gbps, while ±8 kV rating meets IEC 61000-4-2 compliance for CE-marked consumer electronics. | Use Scenario: Safeguarding USB2.0 D+ and D− lines in digital camcorders and removable storage devices during frequent cable mating cycles. IC Role / Device Role / Timing Role: Low-capacitance transient voltage suppressor positioned at USB connector, shunting ESD energy to VP/VN rails. Use Value: Dynamic resistance of 0.4–0.7 Ω limits clamp overshoot, enabling reliable 480 Mbps data transmission without bit errors after repeated ESD exposure. |
| SATA Data Line Protection | DVI Interface Protection |
Use Scenario: Shielding Serial ATA TX/RX lanes in hard disk drives and desktop motherboards from electrostatic discharge during board assembly or field service. IC Role / Device Role / Timing Role: Eight-channel ESD array covering all four SATA differential pairs (TX+/−, RX+/−) plus auxiliary signals in single MSOP-10 footprint. Use Value: Mutual capacitance <0.11 pF minimizes crosstalk between adjacent SATA lanes, preserving signal integrity at 3 Gbps data rates. | Use Scenario: ESD hardening of DVI-D dual-link interfaces in LCD monitors and set-top boxes where connector exposure increases failure risk. IC Role / Device Role / Timing Role: Parallel protection for 24 data pins (including clock) using multiple CM1293-04SO units or channel grouping per connector segment. Use Value: 8-channel integration reduces component count vs. discrete diodes, while 1.5 pF capacitance avoids timing skew in pixel clock and data paths. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPD8E003DRMR | 8-channel, 1.0 pF typical capacitance, ±12 kV contact rating, same MSOP-10 package but lower leakage (±50 nA) | Better suited for ultra-low-power IoT sensors where sub-100 nA leakage is mandatory; higher ESD rating adds margin for harsher environments | Select TPD8E003DRMR when <1.0 pF capacitance or >±12 kV ESD immunity is required-note tighter leakage spec may increase cost |
| SP1004-08UTG | 8-channel, 0.65 pF typical capacitance, ±8 kV rating, SOT-23-8 package (fewer pins, no VP/VN separation) | Limited to 4-channel use per device due to pin count; lacks integrated VP–VN Zener-requires external 0.1 µF capacitor for rail clamping | Choose SP1004-08UTG only if board space is constrained and external capacitor placement is feasible; not drop-in for CM1293-04SO's rail-clamp architecture |
Compared with TPD8E003DRMR and SP1004-08UTG, CM1293-04SO uniquely combines integrated VP–VN Zener clamping, 1.5 pF capacitance, and full 8-channel MSOP-10 routing-making it optimal for HDMI/USB2.0 designs where supply rail protection and layout simplicity are prioritized over ultra-low capacitance or highest ESD rating.
Availability
CM1293-04SO is available at Aetrix Electronics and suitable for HDMI port protection, USB2.0 interface hardening, and SATA data line safeguarding requiring stable component supply, long-term lifecycle support, and RoHS-compliant sourcing.
Supply support for CM1293-04SO includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power, analog, sensor, and connectivity solutions for automotive, industrial, cloud, and consumer markets.
The CM1293-04SO belongs to onsemi's ESD protection array product line, engineered specifically for high-speed serial interface protection where minimal capacitive loading and integrated supply rail clamping are essential design requirements.
FAQ
What is the maximum operating voltage range for the CM1293-04SO?
The CM1293-04SO supports an operating supply voltage range of 3.3 V to 5.5 V between VP and VN pins. This allows direct integration into both 3.3 V and 5 V logic systems without level-shifting circuitry. Absolute maximum ratings specify VP–VN ≤ 6.0 V, and DC voltage at any channel input must remain within (VN − 0.5 V) to (VP + 0.5 V) to prevent damage. The CM1293-04SO is rated for continuous operation across −40°C to +85°C ambient temperature.
Does the CM1293-04SO require an external bypass capacitor on the VP pin?
No, the CM1293-04SO does not require an external bypass capacitor on the VP pin due to its integrated Zener diode between VP and VN, which clamps supply rail overvoltage during ESD events. However, for applications demanding the lowest possible clamp voltage-especially when VP is biased significantly below the Zener breakdown voltage-a 0.22 µF ceramic capacitor between VP and ground is recommended. The CM1293-04SO was characterized with VP floating in standard tests, confirming functional operation without external capacitance.
How many ESD strikes can the CM1293-04SO withstand per channel?
The CM1293-04SO is validated to withstand over 1000 ±8 kV contact discharge ESD strikes per I/O pin under IEC 61000-4-2 Level 4 test conditions. Each pin is subjected to 1000 pulses at 1-second intervals in a continuous test run, followed by full electrical verification to confirm all parameters remain within specification. This endurance rating applies to the CM1293-04SO when operated within its specified temperature and voltage ranges, and reflects real-world reliability for frequently mated interfaces like HDMI and USB2.0.
What is the typical channel-to-channel capacitance of the CM1293-04SO?
The CM1293-04SO exhibits a typical channel input capacitance (CIN) of 1.5 pF at 1 MHz, with a maximum of 2.0 pF. Its channel capacitance matching is tightly controlled at ≤0.02 pF, ensuring minimal skew between protected signals. Mutual capacitance between adjacent I/O pins is ≤0.11 pF-critical for maintaining signal integrity in high-density routing of differential pairs such as HDMI TMDS or SATA lanes. These values were measured with VP = 3.3 V, VN = 0 V, and VIN = 1.65 V, as documented in the official CM1293-04SO datasheet.
Is the CM1293-04SO RoHS compliant and lead-free?
Yes, the CM1293-04SO is RoHS compliant and lead-free, manufactured in accordance with EU Directive 2011/65/EU. The MSOP-10 package (Case 846AE) uses Pb-free terminations and complies with JEDEC MO-187 mechanical standards. onsemi confirms full compliance through material declarations and third-party testing. The CM1293-04SO carries the "Pb-Free" marking on its top-side laser etch, and its shipping configuration (tape-and-reel) adheres to RoHS packaging requirements-making it suitable for export-controlled and environmentally regulated electronics programs.
CM1293-04SO Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Series:
- -
- Packaging:
- Bulk
- Product Status:
- Discontinued at Digi-Key
- Type:
- Steering (Rail to Rail)
- Unidirectional Channels:
- 4
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 5.5V (Max)
- Voltage - Breakdown (Min):
- -
- Voltage - Clamping (Max) @ Ipp:
- 8.8V (Typ)
- Current - Peak Pulse (10/1000µs):
- 1A (8/20µs)
- Power - Peak Pulse:
- 400mW
- Power Line Protection:
- Yes
- Applications:
- DVI, HDMI, USB
- Capacitance @ Frequency:
- 1pF @ 1MHz
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-MSOP
CM1293-04SO FAQ
1.How can I place an order for CM1293-04SO through Aetrix?
Please submit a Request for Quotation (RFQ) for CM1293-04SO on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CM1293-04SO reliable?
The price and inventory of CM1293-04SO are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CM1293-04SO is usually 5 days.
3.What payment methods are accepted for CM1293-04SO?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CM1293-04SO transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CM1293-04SO?
CM1293-04SO orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CM1293-04SO order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CM1293-04SO?
For technical support, including CM1293-04SO datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CM1293-04SO requirements.
6.How does Aetrix verify that CM1293-04SO is sourced from the original manufacturer or authorized distributors?
All CM1293-04SO products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CM1293-04SO meets industry standards.
7.What is the process for return or replacement of CM1293-04SO?
All CM1293-04SO units undergo pre-shipment inspection (PSI). If there is an issue with CM1293-04SO, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CM1293-04SO part is unused and in its original packaging.
Return procedure for CM1293-04SO:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CM1293-04SO Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

