onsemi CM1641-04D4
- Part No.:
- CM1641-04D4
- Manufacturer:
- onsemi
- Category:
- TVS Diodes
- Package:
- 8-UFDFN Exposed Pad
- Datasheet:
-
CM1641-04D4.pdf
- Description:
- TVS DIODE 8.2VWM 9.64VC 8-UDFN
- Quantity:
- Payment:

- Shipping:

Inventory:7,994
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CM1641-04D4 from onsemi is a 4-channel low-capacitance dual-voltage ESD protection array in an 8-lead UDFN package (1.7 mm × 1.35 mm, 0.4 mm pitch), featuring three ±8 kV IEC61000-4-2 low-voltage channels (Pins 1–3) and one ±15 kV high-voltage channel (Pin 4), with 1.5 pF typical input capacitance per LV channel and 53 pF for the HV channel - deployed on high-speed data lines in portable USB and audio interfaces.
For engineers reviewing the CM1641-04D4 datasheet, pinout, applications, or equivalent options, key selection criteria include channel-specific ESD robustness (±8 kV vs. ±15 kV), differential leakage (<100 nA at 3.3 V), dynamic resistance (0.59–1.20 Ω), clamp voltage performance (+9.64 V / −1.75 V), and thermal stability of capacitance across −40°C to +85°C operating range.
Technical Context
The CM1641-04D4 integrates three low-voltage Zener-based ESD clamps (6.8–9.2 V breakdown) and one high-voltage Zener (14.6–17.7 V) on a shared substrate with Pins 5–8 tied to VN (negative rail) and DAP grounded. It operates without external bypass capacitors due to internal rail-to-rail clamping architecture.
Each LV channel exhibits <0.02 pF capacitance mismatch and stable 1.2–1.5 pF input capacitance from −30°C to +65°C at 1 MHz; the HV channel delivers 53 pF input capacitance at 2.5 V bias, optimized for supply-rail protection while maintaining signal integrity on adjacent high-speed I/Os.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ESD Rating (LV Pins 1–3) | ±8 kV contact discharge per IEC61000-4-2 Level 4 - ensures survivability in handheld device drop tests. |
| ESD Rating (HV Pin 4) | ±15 kV contact discharge - protects power rails against high-energy transients in industrial interfaces. |
| LV Input Capacitance | 1.5 pF typical at 1 MHz - preserves signal integrity on USB 2.0 and I²S data lines up to 480 Mbps. |
| HV Input Capacitance | 53 pF typical at 1 MHz - balances clamping speed and rail decoupling without resonant peaking. |
| Clamp Voltage (LV, +) | +9.64 V at 1 A, 8/20 µs - limits transient overvoltage below IC absolute max ratings during ESD events. |
| Leakage Current (LV) | <100 nA at 3.3 V, −30°C to +65°C - prevents battery drain in always-on mobile sensor nodes. |
| Dynamic Resistance | 0.59–1.20 Ω across channels - enables fast energy dissipation with minimal voltage overshoot. |
Pinout & Package
CM1641-04D4 uses an 8-lead UDFN package (Case 517BC, 1.7 mm × 1.35 mm, 0.4 mm pitch) with exposed die attach pad (DAP) requiring PCB ground connection. Pins 5–8 are internally connected to VN (negative supply rail) and share substrate grounding.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (CH1) | LV I/O | Low-capacitance ESD-protected signal line - routed to USB D+, I²S SDOUT, or MIPI DSI data pair. |
| 2 (CH2) | LV I/O | Second LV channel - used for complementary signal path or stereo audio line protection. |
| 3 (CH3) | LV I/O | Third LV channel - supports auxiliary interface like headset mic or touch controller I/O. |
| 4 (VCC) | HV VDD | High-voltage ESD channel tied to system VCC - clamps supply rail surges above 14.6 V. |
| 5 (GND) | Ground | Primary ground reference - must be connected to system GND plane with low-inductance trace. |
| 6–8 (VN) | Negative Rail | Shared negative supply node - connects to analog ground or negative bias rail in dual-supply systems. |
| DAP | Ground | Exposed thermal pad - requires solder mask defined stencil and full ground fill for thermal dissipation and EMI reduction. |
Key Features
| Feature | Design Value |
|---|---|
| Triple LV + single HV channel configuration | Enables simultaneous protection of three high-speed signals plus power rail in space-constrained layouts. |
| No external bypass capacitors required | Reduces BOM count and PCB area by eliminating discrete 100 nF decoupling caps per protected line. |
| 1000+ ESD strike endurance | Validated for 1000 consecutive ±8 kV discharges - meets production reliability requirements for consumer electronics. |
| Capacitance matching & stability | 0.02 pF max mismatch and minimal drift with temperature/voltage - ensures consistent timing skew across parallel data lanes. |
| Pb-free, RoHS-compliant UDFN-8 | Supports lead-free reflow profiles and environmental compliance for global OEM shipments. |
Applications
| USB 2.0 Interface Protection | Smartphone Audio Jack ESD |
|---|---|
Use Scenario: Protecting D+ and D− lines of USB 2.0 ports in smartphones and tablets against electrostatic discharge during cable insertion. IC Role / Device Role / Timing Role: Low-capacitance bidirectional ESD clamp placed directly at connector, preserving 480 Mbps signal rise time. Use Value: 1.5 pF LV channel capacitance avoids signal degradation; ±8 kV rating exceeds IEC61000-4-2 Level 4 requirement for handheld devices. | Use Scenario: Shielding stereo headphone and microphone lines in 3.5 mm TRRS jacks from user-hand ESD events. IC Role / Device Role / Timing Role: Three LV channels protect left/right audio and mic paths; fourth HV channel guards bias voltage rail. Use Value: 0.02 pF capacitance matching prevents audible crosstalk; 100 nA leakage minimizes battery drain in standby mode. |
| Industrial Sensor Hub Interface | Automotive Infotainment Display Link |
Use Scenario: Securing I²C and SPI lines connecting MCU to environmental sensors (temperature, humidity) in factory automation controllers. IC Role / Device Role / Timing Role: LV channels protect clock/data lines; HV channel clamps 12 V supply rail transients induced by relay switching. Use Value: 14.6–17.7 V HV breakdown withstands automotive load-dump spikes; −40°C to +85°C operation matches industrial ambient range. | Use Scenario: Protecting MIPI DSI data lanes between SoC and LCD display module in automotive head units. IC Role / Device Role / Timing Role: Dual LV channels guard high-speed differential pairs; VN pins connect to display panel's analog ground for noise isolation. Use Value: 1.5 pF capacitance maintains >1 GHz bandwidth; DAP grounding reduces radiated emissions per CISPR 25 Class 5. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPD4E001DRYR | Single-supply 4-channel LV array (all ±8 kV); no HV channel; 0.6 pF capacitance per channel. | Lacks dedicated high-voltage rail protection - requires external TVS for VCC clamping. | Preferred when only signal-line protection is needed and board space allows separate rail TVS. |
| ESD7L5.0DT5G | Discrete 5.0 V unidirectional TVS; 0.45 pF capacitance; ±12 kV contact rating. | Requires four discrete devices for same channel count; no integrated VN rail connection or DAP thermal pad. | Used where ultra-low capacitance (<0.5 pF) is critical and layout density is not constrained. |
Compared with TPD4E001DRYR and ESD7L5.0DT5G, CM1641-04D4 uniquely combines triple LV signal protection, dedicated HV rail clamping, and VN-rail integration in one UDFN-8 footprint - reducing component count by ≥3× and enabling compact, thermally robust designs for dual-rail interfaces.
Availability
CM1641-04D4 is available at Aetrix Electronics and suitable for USB 2.0 interface protection, smartphone audio jack ESD hardening, and industrial sensor hub interface applications requiring stable component supply and long-term lifecycle support.
Supply support for CM1641-04D4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The CM1641-04D4 belongs to onsemi's ESD protection portfolio designed specifically for high-density, high-speed interface protection in portable and industrial electronics with stringent capacitance and reliability requirements.
FAQ
What is the maximum operating temperature range for CM1641-04D4?
The CM1641-04D4 is rated for continuous operation from −40°C to +85°C, as specified in Table 3 of its datasheet. This range covers standard industrial and consumer environments. Operation outside this range may affect ESD performance, leakage current, and capacitance stability - all parameters were characterized within this window, and extended temperature validation is not provided for CM1641-04D4.
Can CM1641-04D4 be used to protect a 5 V supply rail?
Yes - the HV channel (Pin 4) of CM1641-04D4 has a breakdown voltage of 14.6–17.7 V and is rated for DC voltages up to 14.5 V, making it suitable for clamping transients on 5 V rails. However, it is not intended as a primary overvoltage protector; its role is ESD suppression. For sustained overvoltage, a dedicated 5 V TVS or regulator remains necessary alongside CM1641-04D4.
How is the die attach pad (DAP) of CM1641-04D4 connected in the circuit?
The DAP on CM1641-04D4 must be soldered to a solid PCB ground plane. It is electrically connected to internal ground and serves both thermal dissipation and EMI suppression functions. The datasheet explicitly states "Connect to Ground" and shows DAP as GND in the pin description table - floating or unconnected DAP degrades ESD performance and increases junction temperature under repeated strikes.
Does CM1641-04D4 require external bypass capacitors?
No - CM1641-04D4 eliminates the need for external bypass capacitors, as stated in its features list and confirmed by electrical architecture: internal Zener clamps provide rail-to-rail protection with inherent capacitance filtering. Adding external caps may cause resonance or degrade high-frequency ESD response; the design was validated without them per IEC61000-4-2 testing conditions.
What is the leakage current specification for CM1641-04D4 at 3.3 V?
At 3.3 V applied to LV channels (Pins 1–3) with VN = 0 V and temperature ranging from −30°C to +65°C, CM1641-04D4 specifies a maximum leakage current of 100 nA. This value is measured per Table 4 and ensures minimal impact on battery-powered circuits - critical for always-on sensor interfaces and portable audio subsystems using CM1641-04D4.
CM1641-04D4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- 8-UFDFN Exposed Pad
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Steering (Rail to Rail)
- Unidirectional Channels:
- 3
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 8.2V
- Voltage - Breakdown (Min):
- -
- Voltage - Clamping (Max) @ Ipp:
- 9.64V (Typ)
- Current - Peak Pulse (10/1000µs):
- -
- Power - Peak Pulse:
- -
- Power Line Protection:
- Yes
- Applications:
- General Purpose
- Capacitance @ Frequency:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-UDFN (1.7x1.35)
CM1641-04D4 FAQ
1.How can I place an order for CM1641-04D4 through Aetrix?
Please submit a Request for Quotation (RFQ) for CM1641-04D4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CM1641-04D4 reliable?
The price and inventory of CM1641-04D4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CM1641-04D4 is usually 5 days.
3.What payment methods are accepted for CM1641-04D4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CM1641-04D4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CM1641-04D4?
CM1641-04D4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CM1641-04D4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CM1641-04D4?
For technical support, including CM1641-04D4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CM1641-04D4 requirements.
6.How does Aetrix verify that CM1641-04D4 is sourced from the original manufacturer or authorized distributors?
All CM1641-04D4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CM1641-04D4 meets industry standards.
7.What is the process for return or replacement of CM1641-04D4?
All CM1641-04D4 units undergo pre-shipment inspection (PSI). If there is an issue with CM1641-04D4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CM1641-04D4 part is unused and in its original packaging.
Return procedure for CM1641-04D4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CM1641-04D4 Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

