onsemi CM6126
- Part No.:
- CM6126
- Manufacturer:
- onsemi
- Category:
- TVS Diodes
- Package:
- 4-WFBGA, WLCSP
- Datasheet:
-
CM6126.pdf
- Description:
- TRANS VOLTAGE SUPPRESSOR DIODE
- Quantity:
- Payment:

- Shipping:

Inventory:30,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CM6126 from onsemi is an Application Specific Integrated Passive (ASIP) transient voltage suppressor in a 4-bump WLCSP4 package (0.96 mm × 0.96 mm, 0.5 mm pitch). It provides ESD protection with ±30 kV contact/air discharge per IEC 61000−4−2, clamps transients to 20 V at 1 A, and delivers 280 pF line capacitance at 0 V bias for high-speed data line protection in USB 2.0 interfaces.
For engineers reviewing the CM6126 datasheet, pinout, applications, or equivalent options, key selection factors include its dual-channel TVS architecture, low clamping voltage under 1 A surge, RF insertion loss ≥11 dB (80 MHz–1 GHz), and verified compliance with IEC 61000−4−2 Level 4 ESD immunity requirements.
Technical Context
The CM6126 integrates two symmetrical TVS channels (A1/A2) referenced to a common ground plane (B1/B2), enabling bidirectional transient suppression on differential signal lines. Its silicon die structure includes daisy-chained junctions optimized for fast response (<1 ns) and low capacitance retention across bias voltages.
It operates within −30°C to +85°C ambient range and supports DC stand-off up to 10 V with <500 nA leakage. The device's 280 pF / 100–135 pF capacitance split between 0 V and 5 V bias enables stable RF performance in active signal paths without compromising ESD robustness.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Clamping Voltage (ICL = 1 A) | 20 V - limits voltage excursion during 8/20 µs transients to protect downstream PHYs |
| ESD Rating (IEC 61000−4−2) | ±30 kV contact / ±30 kV air - meets Level 4 immunity for handheld and portable interfaces |
| Line Capacitance (0 V bias) | 280 pF - compatible with USB 2.0 full-speed (12 Mbps) and high-speed (480 Mbps) signaling |
| Breakdown Voltage (IBR = 15 mA) | 16 V - ensures reliable conduction onset above normal operating voltage of 3.3 V/5 V buses |
| Insertion Loss (80 MHz–1 GHz) | ≥11 dB - attenuates RF interference while preserving signal integrity in RF-adjacent layouts |
| Operating Temperature Range | −30°C to +85°C - supports industrial-grade deployment in consumer and embedded host systems |
Pinout & Package
CM6126 uses a 4-bump Wafer-Level Chip Scale Package (WLCSP4, Case 567AW), measuring 0.96 mm × 0.96 mm with 0.5 mm pitch and solder bumps on a silicon die. Coplanarity applies to spherical crowns of solder balls per ASME Y14.5M.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A1 and A2 | TVS Channel Anode/Cathode Pair | Bidirectional transient path for differential signal lines (e.g., USB D+/D−) |
| B1 and B2 | Device Ground Terminal | Common low-inductance ground reference shared by both TVS channels |
Key Features
| Feature | Design Value |
|---|---|
| Dual-channel symmetric TVS topology | Enables single-component protection of differential pairs without skew or imbalance |
| 0.96 mm × 0.96 mm WLCSP footprint | Minimizes PCB area vs. discrete diode arrays; fits tight spacing around USB/MIPI connectors |
| 100–135 pF capacitance at 5 V bias | Maintains signal integrity under active bus bias, critical for high-speed serial links |
| Pb-free, RoHS-compliant construction | Meets global environmental compliance without reflow profile derating or reliability trade-offs |
Applications
| USB 2.0 Interface Protection | MIPI D-PHY Data Lines |
|---|---|
Use Scenario: Protecting USB 2.0 D+ and D− lines in smartphones, tablets, and docking stations against ESD events during cable insertion/removal. IC Role / Device Role / Timing Role: Bidirectional TVS suppressor placed directly at connector entry point to clamp transients before reaching USB transceiver. Use Value: 20 V clamping at 1 A and ±30 kV ESD rating prevent latch-up or damage to PHY ICs while maintaining 480 Mbps signal fidelity via 280 pF capacitance. | Use Scenario: Safeguarding MIPI D-PHY high-speed differential lanes in camera modules and display interfaces from board-level ESD coupling. IC Role / Device Role / Timing Role: Low-capacitance transient suppressor integrated into flex circuit routing near image sensor or display driver IC. Use Value: 100–135 pF capacitance at 5 V bias avoids timing jitter; ≥11 dB RF attenuation reduces crosstalk in multi-lane MIPI bundles. |
| HDMI DDC/CEC Lines | Automotive Infotainment USB Ports |
Use Scenario: Securing HDMI DDC (I²C) and CEC control lines against ESD in home theater receivers and monitors. IC Role / Device Role / Timing Role: Dual-channel passive protector isolating low-speed control buses from hot-plug transients and system-level noise. Use Value: 16 V breakdown ensures no false triggering during 3.3 V I²C operation; 500 nA leakage preserves bus pull-up integrity. | Use Scenario: Hardening USB charging/data ports in automotive head units and rear-seat entertainment systems against ESD and load dump coupling. IC Role / Device Role / Timing Role: Front-line ESD suppressor mounted at panel connector, thermally anchored to chassis ground via B1/B2 terminals. Use Value: −30°C to +85°C operating range matches vehicle cabin thermal envelope; 100 A I²t rating withstands repetitive surge stress. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar transient voltage suppression applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CM6125 | Single-channel variant; identical package, same electrical specs except single-path configuration | Requires two devices for differential pair protection; increases layout area and BOM count | Select CM6125 only when protecting single-ended lines (e.g., UART, GPIO) where dual-channel integration is unnecessary |
| ESD5Z3.3T5G | Discrete 3.3 V Zener TVS; 0402 package; 12 V VBR, 14 V VCL @ 1 A, 350 pF @ 0 V | Higher capacitance degrades USB 2.0 high-speed eye diagram; lacks integrated dual-channel symmetry | Prefer ESD5Z3.3T5G for cost-sensitive single-line protection where RF performance and layout density are secondary |
Compared with CM6125 and ESD5Z3.3T5G, the CM6126 uniquely delivers matched dual-channel suppression in one WLCSP footprint-reducing PCB real estate by 50% versus dual discrete solutions while maintaining lower capacitance and superior RF attenuation for high-speed differential interfaces.
Availability
CM6126 is available at Aetrix Electronics and suitable for USB 2.0 interface protection, MIPI D-PHY data line hardening, and HDMI DDC/CEC line safeguarding requiring stable component supply and long-term production continuity.
Supply support for CM6126 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier delivering energy-efficient power, analog, sensing, and connectivity solutions for automotive, industrial, cloud, medical, and IoT applications.
The CM6126 belongs to onsemi's Application Specific Integrated Passive (ASIP) product line, engineered to replace discrete TVS arrays with monolithic, space-optimized protection elements for high-density portable and automotive electronics.
FAQ
What is the primary function of the CM6126?
The CM6126 is an Application Specific Integrated Passive (ASIP) device designed specifically for transient voltage suppression and electrostatic discharge (ESD) protection. It functions as a dual-channel bidirectional TVS suppressor, clamping voltage excursions to 20 V at 1 A while providing ±30 kV IEC 61000−4−2 ESD immunity. Its role is to protect sensitive high-speed data lines such as USB 2.0 and MIPI D-PHY from electrical overstress without degrading signal integrity.
Does the CM6126 require external biasing or control signals?
No, the CM6126 is a fully passive device with no external biasing, enable pins, or control logic. It operates solely based on voltage threshold behavior: it remains high-impedance below 16 V breakdown voltage and conducts transient current above that threshold. The CM6126 relies entirely on its internal silicon junction characteristics and requires no power supply, configuration, or firmware-making it drop-in deployable in any analog or digital signal path needing robust ESD hardening.
Can the CM6126 be used for USB 3.0 or higher-speed interfaces?
No, the CM6126 is not suitable for USB 3.0 (5 Gbps) or higher-speed interfaces. Its 280 pF line capacitance at 0 V bias and ≥11 dB insertion loss up to 1 GHz are optimized for USB 2.0 (480 Mbps) and MIPI D-PHY (1.5 Gbps) applications. For SuperSpeed USB or PCIe Gen3+, lower-capacitance suppressors (<1 pF) with GHz-range bandwidth are required. The CM6126's specifications explicitly target sub-1 GHz signal environments, and using it on USB 3.0 lanes would cause unacceptable signal degradation.
What does the marking "X" indicate on the CM6126 top-side orientation mark?
The "X" in the CM6126 marking diagram denotes a single-digit date code indicating the year of manufacture-for example, "5" represents 2015, "6" represents 2016, etc.-per onsemi's standard coding convention. This digit appears adjacent to the orientation marking on the top surface of the WLCSP4 package and is laser-etched for traceability. The CM6126 itself contains no internal memory or programmable elements; the marking serves solely for lot and date identification during assembly and field failure analysis.
How is thermal dissipation managed in the CM6126 during repeated transient events?
The CM6126 relies on PCB copper pour and thermal vias connected to its B1/B2 ground terminals for heat removal, as it lacks an exposed thermal pad. Its silicon die thickness is 406 µm, and bump standoff is 240 µm-designed to transfer transient energy into the board's ground plane. The device is rated for 100 A I²t (10/1000 µs pulse), meaning it can safely absorb multiple low-energy transients without thermal runaway. Sustained high-frequency surges require careful PCB layout with ≥2 oz copper and ≥4 thermal vias under the CM6126 ground terminals to maintain junction temperature within −30°C to +85°C operating limits.
CM6126 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- 4-WFBGA, WLCSP
- Series:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- 1
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- -
- Voltage - Breakdown (Min):
- 16V
- Voltage - Clamping (Max) @ Ipp:
- 20V
- Current - Peak Pulse (10/1000µs):
- 100A
- Power - Peak Pulse:
- -
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- -
- Operating Temperature:
- -30°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 4-WLCSP (0.96x0.96)
CM6126 FAQ
1.How can I place an order for CM6126 through Aetrix?
Please submit a Request for Quotation (RFQ) for CM6126 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CM6126 reliable?
The price and inventory of CM6126 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CM6126 is usually 5 days.
3.What payment methods are accepted for CM6126?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CM6126 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CM6126?
CM6126 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CM6126 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CM6126?
For technical support, including CM6126 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CM6126 requirements.
6.How does Aetrix verify that CM6126 is sourced from the original manufacturer or authorized distributors?
All CM6126 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CM6126 meets industry standards.
7.What is the process for return or replacement of CM6126?
All CM6126 units undergo pre-shipment inspection (PSI). If there is an issue with CM6126, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CM6126 part is unused and in its original packaging.
Return procedure for CM6126:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CM6126 Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

