Diodes Incorporated D1213A-02SR-7
- Part No.:
- D1213A-02SR-7
- Manufacturer:
- Diodes Incorporated
- Category:
- TVS Diodes
- Package:
- TO-253-4, TO-253AA
- Datasheet:
-
D1213A-02SR-7.pdf
- Description:
- TVS DIODE 3.3VWM 10VC SOT143
- Quantity:
- Payment:

- Shipping:

Inventory:2,420
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
D1213A-02SR from Diodes Incorporated is a 2-channel low-capacitance TVS diode array designed for ESD protection of high-speed data lines. It features ±15 kV air/±8 kV contact ESD immunity per IEC 61000-4-2, 0.85 pF typical channel capacitance, and clamping voltages of 10.0 V (positive) and –1.7 V (negative) at 1 A, making it suitable for USB 2.0, HDMI, and SATA interfaces.
For engineers reviewing the D1213A-02SR datasheet, D1213A-02SR pinout, D1213A-02SR application, or D1213A-02SR equivalent, this device delivers verified low-capacitance transient suppression with AEC-Q101 qualification, SOT143 packaging, and precise dual-rail clamping behavior critical for signal integrity in 3.3 V/5.5 V systems.
Technical Context
This dual-channel TVS array uses bidirectional clamping architecture with separate VP (positive rail) and VN (negative rail) terminals to provide symmetrical overvoltage protection across two independent signal paths. Each channel integrates stacked diodes between signal line and VP/VN rails, enabling low dynamic resistance (0.9 Ω) and fast response to ESD transients.
It operates within a –65 °C to +150 °C junction temperature range and supports DC supply voltages from –0.5 V to VP+0.5 V per channel. The device maintains leakage current ≤ ±1.0 µA at 5 V bias and achieves reverse breakdown at ≥6.0 V (IR = 1 mA), ensuring robust immunity without false triggering during normal operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ESD Rating (IEC 61000-4-2) | ±15 kV air / ±8 kV contact - meets automotive and industrial system-level ESD compliance requirements |
| Channel Capacitance | 0.85 pF typical at 1 MHz - preserves signal integrity on USB 2.0 (480 Mbps) and HDMI 1.4 differential pairs |
| Clamping Voltage (VCL1/VCL2) | 10.0 V / –1.7 V at 1 A - limits transient overshoot below IC I/O absolute maximum ratings |
| Reverse Breakdown (VBR) | ≥6.0 V at 1 mA - ensures no conduction during 3.3 V/5 V DC operation |
| Leakage Current (IR) | ±0.1 µA typical at 5 V - avoids loading high-impedance receiver inputs |
| Package | SOT143 - surface-mount footprint compatible with automated PCB assembly and IPC-7351 standard land patterns |
| Thermal Resistance (RθJA) | 310 °C/W - enables stable operation up to +125 °C ambient with minimal derating |
Pinout & Package
Package: SOT143 - 4-pin molded plastic case with matte tin-plated Alloy 42 leadframe, moisture sensitivity level 1, UL 94V-0 rated, weight ≈ 0.009 g.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (CH1) | Channel 1 signal input | Protected I/O line connected to upstream data source (e.g., USB D+) |
| 2 (CH2) | Channel 2 signal input | Protected I/O line connected to second high-speed path (e.g., USB D–) |
| 3 (VN) | Negative supply rail terminal | Reference node for negative clamping; tied to system ground or negative rail |
| 4 (VP) | Positive supply rail terminal | Reference node for positive clamping; tied to 3.3 V or 5 V supply rail |
Key Features
| Feature | Design Value |
|---|---|
| AEC-Q101 qualified | Validated for automotive electronics use with extended temperature and reliability testing |
| Lead-free & halogen-free | Complies with RoHS 2 and "Green" definitions (<900 ppm Br/Cl, <1000 ppm Sb) |
| Low dynamic resistance | 0.9 Ω enables rapid energy shunting during 8/20 µs transients |
| Stable capacitance vs. voltage | 0.85–1.2 pF over 0–3.3 V reverse bias - minimizes frequency-dependent insertion loss |
| High peak pulse current | 5 A per channel (8/20 µs) - withstands multiple ESD events without degradation |
Applications
| USB 2.0 Interface Protection | HDMI 1.4 Data Lane Protection |
|---|---|
Use Scenario: Protecting D+ and D– lines of a USB 2.0 host controller against ESD events during hot-plug connection. IC Role / Device Role / Timing Role: Dual-channel transient voltage suppressor placed directly at connector entry point. Use Value: 0.85 pF capacitance prevents eye diagram closure; ±8 kV contact rating satisfies USB-IF compliance test requirements. | Use Scenario: Safeguarding TMDS data channels in an HDMI 1.4 sink device exposed to user-handling ESD. IC Role / Device Role / Timing Role: Low-capacitance clamp on each differential pair (CLK, DATA0–2) referenced to local 3.3 V and GND. Use Value: Clamping voltages of 10.0 V / –1.7 V ensure HDMI receiver inputs remain within –0.3 V to +3.6 V absolute max ratings. |
| SATA III Transceiver Protection | PCI Express Gen 2 Lane Protection |
Use Scenario: ESD hardening of SATA III transmitter outputs on a motherboard before routing to edge connector. IC Role / Device Role / Timing Role: Two-channel TVS array placed adjacent to SATA PHY, with VP tied to 3.3 V and VN to ground. Use Value: 1.2 pF max capacitance avoids violating SATA III 6 Gbps jitter budget; 5 A peak current rating handles multiple discharge events. | Use Scenario: Protecting PCIe Gen 2 (5 GT/s) differential lanes in an embedded computing module with space-constrained layout. IC Role / Device Role / Timing Role: Compact SOT143 package enables placement within 5 mm of PCIe edge connector pins. Use Value: RθJA = 310 °C/W allows full-rated operation at 85 °C ambient without thermal derating in sealed enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel low-capacitance TVS applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SP1003-02HTG | 0.3 pF lower typical capacitance (0.55 pF); higher VBR (7.0 V min); same SOT143 package | Better suited for >1 GHz applications (e.g., USB 3.0 SS); less margin for 3.3 V rail clamping | Select when signal bandwidth exceeds 1.5 GHz and supply rail headroom permits ≥7 V breakdown |
| ESD5Z3.3T5G | Single-channel, 0.65 pF, 3.3 V nominal clamping; SOD-523 package - not pin-compatible | Requires two devices per differential pair; smaller footprint but higher assembly cost | Choose only if board area is severely constrained and dual-channel integration is unnecessary |
Compared with SP1003-02HTG and ESD5Z3.3T5G, D1213A-02SR offers optimal balance of 0.85 pF capacitance, 6.0 V VBR, and integrated dual-channel topology in SOT143-making it preferred for cost-sensitive, production-ready USB 2.0/HDMI designs where layout simplicity and AEC-Q101 compliance are required.
Availability
D1213A-02SR is available at Aetrix Electronics and suitable for USB 2.0 interface protection, HDMI 1.4 data lane hardening, and SATA III transceiver safeguarding requiring stable component supply across automotive, industrial, and consumer electronics programs.
Supply support for D1213A-02SR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Diodes Incorporated is a global manufacturer of discrete semiconductors and analog ICs, headquartered in Plano, Texas, with design, manufacturing, and sales operations across Asia, Europe, and North America.
The D1213A-02SR belongs to Diodes' ESD protection product line, engineered specifically for high-speed digital interface protection with emphasis on low capacitance, AEC-Q101 reliability, and compact SMT packaging for space-constrained layouts.
FAQ
What is the maximum operating voltage range for D1213A-02SR?
The device supports DC operating supply voltage VP – VN up to 6.0 V, with individual channel voltage tolerance from (VN – 0.5 V) to (VP + 0.5 V). At 3.3 V supply, this allows safe operation with ±0.5 V transient margin; at 5.5 V supply, it accommodates typical rail tolerances while maintaining clamping integrity.
How does D1213A-02SR achieve low capacitance without sacrificing ESD robustness?
It uses optimized silicon geometry and low-dielectric-constant passivation layers to minimize parasitic capacitance per channel (0.85 pF typical), while maintaining low dynamic resistance (0.9 Ω) and 5 A peak pulse capability through controlled avalanche doping profiles and efficient thermal dissipation via the SOT143 copper leadframe.
Can D1213A-02SR be used on 1.8 V logic interfaces?
Yes - its reverse breakdown voltage is ≥6.0 V (at 1 mA), so it remains non-conductive under 1.8 V bias. However, clamping action begins near 6 V, meaning it does not protect against overvoltage below that threshold; for sub-3 V rail protection, a lower-VBR TVS like D1213A-01SR (3.3 V VBR) is recommended.
Is the SOT143 package of D1213A-02SR compatible with standard reflow profiles?
Yes - the device is qualified for moisture sensitivity level 1 per J-STD-020 and supports standard Pb-free reflow profiles (peak 260 °C, 10 s max above 217 °C). Its matte tin finish ensures reliable solderability per MIL-STD-202, Method 208, with no pre-bake required for dry storage conditions.
D1213A-02SR-7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Diodes Incorporated
- Package/Case:
- TO-253-4, TO-253AA
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Steering (Rail to Rail)
- Unidirectional Channels:
- 2
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 3.3V
- Voltage - Breakdown (Min):
- 6V
- Voltage - Clamping (Max) @ Ipp:
- 10V (Typ)
- Current - Peak Pulse (10/1000µs):
- 1A (8/20µs)
- Power - Peak Pulse:
- -
- Power Line Protection:
- Yes
- Applications:
- -
- Capacitance @ Frequency:
- -
- Operating Temperature:
- -65°C ~ 150°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q101
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-143
D1213A-02SR-7 FAQ
1.How can I place an order for D1213A-02SR-7 through Aetrix?
Please submit a Request for Quotation (RFQ) for D1213A-02SR-7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for D1213A-02SR-7 reliable?
The price and inventory of D1213A-02SR-7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for D1213A-02SR-7 is usually 5 days.
3.What payment methods are accepted for D1213A-02SR-7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for D1213A-02SR-7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for D1213A-02SR-7?
D1213A-02SR-7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your D1213A-02SR-7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for D1213A-02SR-7?
For technical support, including D1213A-02SR-7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your D1213A-02SR-7 requirements.
6.How does Aetrix verify that D1213A-02SR-7 is sourced from the original manufacturer or authorized distributors?
All D1213A-02SR-7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that D1213A-02SR-7 meets industry standards.
7.What is the process for return or replacement of D1213A-02SR-7?
All D1213A-02SR-7 units undergo pre-shipment inspection (PSI). If there is an issue with D1213A-02SR-7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The D1213A-02SR-7 part is unused and in its original packaging.
Return procedure for D1213A-02SR-7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
D1213A-02SR-7 Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

