Diodes Incorporated D5V0L1B2LP4-7B
- Part No.:
- D5V0L1B2LP4-7B
- Manufacturer:
- Diodes Incorporated
- Category:
- TVS Diodes
- Package:
- 0402 (1006 Metric)
- Datasheet:
-
D5V0L1B2LP4-7B.pdf
- Description:
- TVS DIODE 5VWM 14VC DFN1006-2
- Quantity:
- Payment:

- Shipping:

Inventory:940,617
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
D5V0L1B2LP4-7B from Diodes Incorporated is a bidirectional transient voltage suppression (TVS) diode designed for ESD protection of high-speed data lines in portable electronics. It features a 5.0 V reverse standoff voltage, ultra-low 15–20 pF capacitance at 0 V, ±30 kV IEC 61000-4-2 contact/air ESD rating, and 6 A 8/20 µs surge capability in a X2-DFN1006-2 package. It is deployed on USB 2.0, HDMI, and audio interface lines in smartphones and wearables.
For engineers reviewing the D5V0L1B2LP4-7B datasheet, D5V0L1B2LP4-7B pinout, D5V0L1B2LP4-7B application, or D5V0L1B2LP4-7B equivalent, key selection criteria include clamping voltage under 11.5 V at 6 A, sub-100 nA leakage at 5 V, thermal resistance of 500 °C/W, and compatibility with 0.4 mm profile PCB assemblies requiring RoHS- and halogen-free compliance.
Technical Context
This TVS diode operates as a symmetrical, low-capacitance clamp between signal and ground, activating above its 6–8 V breakdown voltage to shunt ESD transients while preserving signal integrity on high-frequency lines. Its differential resistance of 0.2 Ω at 1 A enables rapid voltage stabilization during fast-rising ESD events (0.7–1 ns rise time).
The device is rated for continuous power dissipation of 250 mW on standard FR-4 PCB layout (AP02001), with derating to ~60% peak pulse current at 85 °C ambient. Its 0.4 mm profile and 1.0 × 0.6 mm footprint meet mechanical constraints of thin mobile enclosures.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reverse Standoff Voltage | 5.0 V - Maximum continuous working voltage before conduction begins; sets upper limit for protected line voltage. |
| Breakdown Voltage | 6–8 V @ 1 mA - Threshold where TVS enters avalanche mode; ensures reliable triggering without false trips. |
| Clamping Voltage | 11.5 V @ 6 A, 8/20 µs - Peak voltage seen by downstream IC during worst-case surge; critical for I/O pin survivability. |
| Capacitance | 15–20 pF @ 0 V, 1 MHz - Low enough to avoid signal attenuation or timing skew on USB 2.0 (480 Mbps) and audio paths. |
| ESD Rating | ±30 kV contact / ±30 kV air per IEC 61000-4-2 - Meets highest consumer-grade ESD immunity requirement for handheld interfaces. |
| Package | X2-DFN1006-2 - 1.0 × 0.6 × 0.4 mm surface-mount outline; supports automated placement and high-density routing. |
Pinout & Package
Package: X2-DFN1006-2 - ultra-thin, two-terminal, bottom-terminal DFN with NiPdAu-plated copper leadframe and UL 94V-0 molding compound.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 | Anode (Bidirectional) | Shared terminal for symmetrical clamping; connects to protected signal line (e.g., USB D+). |
| Pin 2 | Cathode (Bidirectional) | Shared terminal tied to system ground; completes low-inductance ESD current path to GND plane. |
Key Features
| Feature | Design Value |
|---|---|
| IEC 61000-4-2 ESD Protection | ±30 kV contact/air - exceeds Level 4 immunity requirements for consumer portable devices. |
| Ultra-Low Capacitance | 15–20 pF - preserves signal edge rate and eye diagram integrity on 480 Mbps USB 2.0 links. |
| Bidirectional Symmetry | Matched VBR and VCL for positive/negative transients - eliminates polarity dependency in AC-coupled data lines. |
| Green Compliance | Halogen- and antimony-free, RoHS-compliant - satisfies environmental mandates for global consumer product shipments. |
Applications
| Smartphone USB 2.0 Interface | Wireless Headset Audio Line |
|---|---|
Use Scenario: Protecting USB D+/D− lines against pocket discharge and cable hot-plug ESD events. IC Role / Device Role / Timing Role: Bidirectional voltage clamp placed directly at connector, minimizing trace inductance before protected PHY. Use Value: Prevents latch-up or gate oxide damage in USB transceivers while maintaining <1% signal distortion at 480 Mbps. |
Use Scenario: Shielding analog audio paths (MIC_IN, HP_OUT) from user-hand ESD during headset insertion/removal. IC Role / Device Role / Timing Role: Low-capacitance shunt protector located adjacent to codec I/O pins to suppress sub-10 ns transients. Use Value: Avoids audible pop/click artifacts and ADC/DAC input saturation without attenuating 20 Hz–20 kHz bandwidth. |
| Tablet HDMI TMDS Channel | Bluetooth Module Antenna Feedline |
Use Scenario: Guarding HDMI 2.0 TMDS differential pairs against ESD during docking or accessory connection. IC Role / Device Role / Timing Role: Dual-channel (per pair) symmetric clamp integrated into flex PCB near HDMI receptacle. Use Value: Maintains differential impedance match (100 Ω) and keeps inter-pair skew within 0.1 UI for 2.25 Gbps operation. |
Use Scenario: Suppressing ESD on RF feedlines connecting Bluetooth SoC to PCB antenna or IPEX connector. IC Role / Device Role / Timing Role: Low-C, high-VBR TVS placed between RF switch output and antenna port to prevent PA damage. Use Value: Adds <0.05 dB insertion loss at 2.4 GHz while clamping 8 kV contact discharge below 12 V peak. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bidirectional ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SP1001-01UTG | Higher capacitance (35 pF), lower clamping (9.5 V @ 6 A), same 5 V VRWM and DFN1006 package. | Better for lower-speed lines (e.g., I²C) where capacitance tolerance >25 pF; less suitable for USB 2.0. | Select when clamping voltage priority outweighs bandwidth preservation. |
| ESD5Z5.0T1G | Unidirectional configuration, 12 pF typical capacitance, 10.5 V clamping @ 6 A, SOD-523 package (1.3 × 0.8 mm). | Requires separate ground-referenced placement per signal; larger footprint limits ultra-thin designs. | Choose only if unidirectional topology aligns with system bias scheme and board space permits larger package. |
Compared with SP1001-01UTG and ESD5Z5.0T1G, D5V0L1B2LP4-7B uniquely balances sub-20 pF capacitance, symmetrical bidirectional response, and 11.5 V clamping in the smallest 0.4 mm-profile DFN, making it optimal for space-constrained, high-speed portable interfaces.
Availability
D5V0L1B2LP4-7B is available at Aetrix Electronics and suitable for smartphone USB interfaces, wireless audio subsystems, tablet HDMI ports, and Bluetooth antenna feedlines requiring stable component supply across high-volume consumer production cycles.
Supply support for D5V0L1B2LP4-7B includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Diodes Incorporated is a global manufacturer of discrete semiconductors and analog ICs, headquartered in Plano, Texas, with design, manufacturing, and sales operations across Asia, Europe, and the Americas.
This device belongs to Diodes' D5V0Lx series of ultra-low-capacitance TVS diodes, engineered specifically for ESD protection of high-speed digital and analog signal lines in next-generation portable electronics.
FAQ
What is the maximum clamping voltage of D5V0L1B2LP4-7B under full-rated surge current?
The clamping voltage is 11.5 V at 6 A peak pulse current (8/20 µs waveform), measured per Figure 5 in the datasheet. This value represents the worst-case voltage imposed on the protected line during a full IEC 61000-4-5 surge event and is verified across production lots using standardized pulse generators.
Can D5V0L1B2LP4-7B be used on 3.3 V logic lines?
Yes - its 5.0 V reverse standoff voltage provides sufficient margin above 3.3 V nominal operation, with leakage current limited to 100 nA at VRWM. The 6–8 V breakdown ensures no conduction during normal signaling, and its bidirectional symmetry avoids polarity concerns on AC-coupled or floating lines.
Does this TVS diode require external series impedance for optimal ESD performance?
No external resistor is required. The device is designed for direct placement between signal and ground with minimal trace length. Its 0.2 Ω differential resistance and low package inductance enable effective clamping without added impedance, though PCB layout must follow AP02001 pad recommendations to maintain thermal and electrical performance.
Is D5V0L1B2LP4-7B compatible with lead-free reflow profiles?
Yes - it is qualified for standard JEDEC J-STD-020 Level 1 moisture sensitivity and supports peak reflow temperatures up to 260 °C. The NiPdAu terminal finish ensures robust solderability and intermetallic formation control under Pb-free SAC305 processes, with no special pre-bake required.
D5V0L1B2LP4-7B Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Diodes Incorporated
- Package/Case:
- 0402 (1006 Metric)
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- -
- Bidirectional Channels:
- 1
- Voltage - Reverse Standoff (Typ):
- 5V (Max)
- Voltage - Breakdown (Min):
- 6V
- Voltage - Clamping (Max) @ Ipp:
- 14V
- Current - Peak Pulse (10/1000µs):
- 6A (8/20µs)
- Power - Peak Pulse:
- 84W
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- 15pF @ 1MHz
- Operating Temperature:
- -65°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- X2-DFN1006-2
D5V0L1B2LP4-7B FAQ
1.How can I place an order for D5V0L1B2LP4-7B through Aetrix?
Please submit a Request for Quotation (RFQ) for D5V0L1B2LP4-7B on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for D5V0L1B2LP4-7B reliable?
The price and inventory of D5V0L1B2LP4-7B are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for D5V0L1B2LP4-7B is usually 5 days.
3.What payment methods are accepted for D5V0L1B2LP4-7B?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for D5V0L1B2LP4-7B transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for D5V0L1B2LP4-7B?
D5V0L1B2LP4-7B orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your D5V0L1B2LP4-7B order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for D5V0L1B2LP4-7B?
For technical support, including D5V0L1B2LP4-7B datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your D5V0L1B2LP4-7B requirements.
6.How does Aetrix verify that D5V0L1B2LP4-7B is sourced from the original manufacturer or authorized distributors?
All D5V0L1B2LP4-7B products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that D5V0L1B2LP4-7B meets industry standards.
7.What is the process for return or replacement of D5V0L1B2LP4-7B?
All D5V0L1B2LP4-7B units undergo pre-shipment inspection (PSI). If there is an issue with D5V0L1B2LP4-7B, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The D5V0L1B2LP4-7B part is unused and in its original packaging.
Return procedure for D5V0L1B2LP4-7B:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
D5V0L1B2LP4-7B Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
