Toshiba Semiconductor and Storage DF3D36FU,LXHF
- Part No.:
- DF3D36FU,LXHF
- Manufacturer:
- Toshiba Semiconductor and Storage
- Category:
- TVS Diodes
- Package:
- SC-70, SOT-323
- Datasheet:
-
DF3D36FU,LXHF.pdf
- Description:
- AUTO AEC-Q BIDIRECTIONAL ESD PRO
- Quantity:
- Payment:

- Shipping:

Inventory:5,964
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DF3D36FU,LXHF from Toshiba Electronic Devices & Storage Corporation is a unidirectional ESD protection diode in USM package, rated for 28 V working peak reverse voltage, ±20 kV IEC61000-4-2 contact ESD immunity, and 6.5 pF typical capacitance - deployed on high-speed USB 2.0 data lines to suppress transient surges without signal degradation.
For engineers reviewing the DF3D36FU,LXHF datasheet, DF3D36FU,LXHF pinout, DF3D36FU,LXHF application, or DF3D36FU,LXHF equivalent, key selection criteria include clamping voltage at 2.5 A (≤60 V), dynamic resistance (≤8 Ω), low leakage (<0.1 µA at 28 V), and compatibility with 0.4 mm pitch PCB layouts for portable electronics interfaces.
Technical Context
This device implements a silicon epitaxial planar PN junction structure optimized for fast response to ESD transients. It operates exclusively as a unidirectional clamp-conducting only during negative transients relative to GND-enabling precise protection of single-ended I/O lines like USB D+ or HDMI TMDS channels.
Its electrical behavior is characterized by a 36 V typical breakdown voltage (IBR = 1 mA), 50 V max clamping voltage at 1 A, and 60 V max at 2.5 A under IEC61000-4-5 8/20 µs pulse conditions. Total capacitance remains stable at 6.5 pF (typ.) at 0 V, ensuring minimal impact on 480 Mbps USB 2.0 eye diagrams.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VRWM | 28 V - Maximum continuous reverse voltage before leakage exceeds 0.1 µA; sets safe operating limit for 3.3 V or 5 V I/O rails. |
| VBR (min/typ) | 32 / 36 V - Breakdown initiates reliably above system supply, preventing false triggering during normal operation. |
| VC @ IPP=2.5 A | ≤60 V - Peak clamped voltage during worst-case IEC61000-4-5 surge; protects downstream ICs with <65 V absolute max ratings. |
| Ct @ 0 V, 1 MHz | 6.5 pF (typ.) - Low capacitance preserves signal integrity on USB 2.0, HDMI, or MIPI D-PHY interfaces. |
| RDYN | ≤8 Ω - Dynamic resistance governs voltage overshoot during sub-nanosecond ESD events; critical for sub-100 ps rise time suppression. |
| VESD (IEC61000-4-2) | ±20 kV contact - Meets highest industrial-grade ESD immunity requirement for handheld and peripheral ports. |
Pinout & Package
DF3D36FU,LXHF uses the USM (Ultra Small Mold) package: 1.2 × 0.8 × 0.37 mm, 3-terminal SMD with gull-wing leads, 6.0 mg typical weight, and 0.4 mm pin pitch - designed for automated placement on dense portable PCBs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Anode | Connected to protected I/O line (e.g., USB D+); conducts during negative ESD events toward GND. |
| 2 | Cathode | Connected to system ground plane; provides low-inductance return path for surge current. |
| 3 | GND | Dedicated ground terminal - electrically tied to Pin 2 internally; ensures consistent reference and minimizes ground bounce. |
Key Features
| Feature | Design Value |
|---|---|
| IEC61000-4-2 ±20 kV contact immunity | Guaranteed protection level exceeds Level 4 requirements for consumer and industrial USB ports. |
| 6.5 pF typical capacitance | Enables use on 480 Mbps USB 2.0 lines without measurable eye diagram degradation or jitter increase. |
| Unidirectional clamping architecture | Prevents forward conduction during positive transients, avoiding unintended power rail coupling or latch-up risk. |
| USM package with 0.4 mm pitch | Supports high-density layout on compact mobile PCBs while maintaining solder joint reliability per J-STD-020. |
Applications
| USB 2.0 Port Protection | HDMI DDC Line Protection |
|---|---|
Use Scenario: Protecting USB 2.0 D+ and D− lines in smartphones, tablets, and docking stations against user-hand ESD events. IC Role / Device Role / Timing Role: Unidirectional transient voltage suppressor placed directly at connector, clamping surges before they reach USB transceiver PHY. Use Value: Maintains 480 Mbps data integrity with <0.5% eye height reduction due to 6.5 pF capacitance and ≤60 V clamping at 2.5 A. | Use Scenario: Safeguarding HDMI DDC (I²C) clock and data lines from ESD during cable insertion/removal in AV receivers and monitors. IC Role / Device Role / Timing Role: Low-capacitance clamp on 3.3 V bidirectional I²C bus, preserving rise/fall times below 300 ns. Use Value: Prevents I²C communication lockup by limiting DDC line voltage to <60 V during ±15 kV air discharge events. |
| MIPI D-PHY Data Lane | Industrial HMI Touch Interface |
Use Scenario: ESD hardening of MIPI D-PHY high-speed data lanes in automotive infotainment displays and camera modules. IC Role / Device Role / Timing Role: Point-of-entry protection on differential pairs, leveraging matched capacitance to minimize skew between lanes. Use Value: Ensures <1 ps inter-lane skew impact and passes 1.5 Gbps compliance testing after repeated ±20 kV contact discharges. | Use Scenario: Protecting projected capacitive touch controller I/O pins (e.g., reset, interrupt, I²C) in factory HMIs exposed to frequent operator contact. IC Role / Device Role / Timing Role: Standalone clamp on 1.8 V or 3.3 V GPIOs, selected for low leakage (<0.1 µA) to avoid false wake-ups. Use Value: Eliminates field-reported touch freeze incidents caused by ESD-induced MCU resets, verified across 10k+ unit production runs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPD2E001DRYR | Bi-directional; 10 pF typical capacitance; 12 V VRWM; ±8 kV IEC61000-4-2 contact rating. | Suitable for lower-voltage, bidirectional lines (e.g., USB Type-C CC pins) but insufficient for 28 V-rated interfaces. | Select when protecting 5 V or lower bidirectional signals where higher capacitance is acceptable. |
| ESD5Z3.3T5G | Unidirectional; 3.3 V VRWM; 12 pF capacitance; ±12 kV IEC61000-4-2 contact rating. | Targeted at 3.3 V logic I/Os (e.g., microcontroller GPIOs), not high-speed data lines requiring <7 pF. | Choose for cost-sensitive 3.3 V digital I/O protection where bandwidth is not critical. |
Compared with TPD2E001DRYR and ESD5Z3.3T5G, DF3D36FU,LXHF delivers higher voltage rating (28 V VRWM), tighter capacitance control (6.5 pF), and superior ±20 kV ESD immunity - making it uniquely suited for robust protection of high-speed, medium-voltage serial interfaces without compromising signal fidelity.
Availability
DF3D36FU,LXHF is available at Aetrix Electronics and suitable for USB 2.0 interface protection, HDMI DDC line hardening, and MIPI D-PHY data lane safeguarding requiring stable component supply and long-term industrial lifecycle support.
Supply support for DF3D36FU,LXHF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Toshiba Electronic Devices & Storage Corporation designs and manufactures discrete semiconductors, power devices, and logic ICs with emphasis on reliability, miniaturization, and application-specific performance.
The DF3D36FU,LXHF belongs to Toshiba's USM-series ESD protection portfolio, engineered specifically for high-density, high-speed digital interfaces in portable and industrial electronics where low capacitance and high surge immunity are co-required.
FAQ
What is the maximum working peak reverse voltage of DF3D36FU,LXHF?
The DF3D36FU,LXHF has a guaranteed working peak reverse voltage (VRWM) of 28 V, meaning it can safely block up to 28 V in reverse bias without exceeding 0.1 µA leakage current. This rating allows direct integration on 3.3 V and 5 V I/O lines with margin for ripple and noise, and is validated per Toshiba's production test flow per Rev.6.0 datasheet.
Does DF3D36FU,LXHF support bidirectional ESD protection?
No, DF3D36FU,LXHF is a unidirectional ESD protection diode - it clamps only negative transients relative to GND (i.e., when the anode goes below GND). It does not protect against positive surges on the protected line. For bidirectional protection, a separate device such as a symmetric TVS or dual-diode array would be required.
What is the typical total capacitance of DF3D36FU,LXHF and why does it matter?
The DF3D36FU,LXHF exhibits 6.5 pF typical total capacitance at 0 V and 1 MHz. This low value is essential for preserving signal integrity on high-speed interfaces like USB 2.0 (480 Mbps) and MIPI D-PHY, where excess capacitance causes rise-time degradation, jitter, and eye closure - confirmed in Toshiba's application validation reports.
How is the clamping voltage of DF3D36FU,LXHF specified and tested?
DF3D36FU,LXHF's clamping voltage (VC) is specified as ≤60 V at 2.5 A peak pulse current, measured under IEC61000-4-5 8/20 µs waveform conditions. This value is production-tested per Toshiba's quality assurance protocol and reflects worst-case voltage seen by downstream ICs during standardized surge events - critical for ensuring compatibility with 65 V absolute maximum rated transceivers.
What package type does DF3D36FU,LXHF use and what are its key mechanical dimensions?
DF3D36FU,LXHF uses the USM (Ultra Small Mold) package: 1.2 mm × 0.8 mm × 0.37 mm body size, 0.4 mm pin pitch, gull-wing leads, and 6.0 mg typical weight. Its land pattern follows Toshiba's recommended footprint in Figure 6.1 (Rev.6.0), supporting fine-pitch automated assembly and IPC Class 3 reliability standards.
DF3D36FU,LXHF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Toshiba Semiconductor and Storage
- Package/Case:
- SC-70, SOT-323
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- -
- Bidirectional Channels:
- 2
- Voltage - Reverse Standoff (Typ):
- 28V (Max)
- Voltage - Breakdown (Min):
- 32V
- Voltage - Clamping (Max) @ Ipp:
- 60V
- Current - Peak Pulse (10/1000µs):
- 2.5A (8/20µs)
- Power - Peak Pulse:
- 150W
- Power Line Protection:
- No
- Applications:
- -
- Capacitance @ Frequency:
- 6.5pF @ 1MHz
- Operating Temperature:
- 150°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q101
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SC-70
DF3D36FU,LXHF FAQ
1.How can I place an order for DF3D36FU,LXHF through Aetrix?
Please submit a Request for Quotation (RFQ) for DF3D36FU,LXHF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DF3D36FU,LXHF reliable?
The price and inventory of DF3D36FU,LXHF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DF3D36FU,LXHF is usually 5 days.
3.What payment methods are accepted for DF3D36FU,LXHF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DF3D36FU,LXHF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DF3D36FU,LXHF?
DF3D36FU,LXHF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DF3D36FU,LXHF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DF3D36FU,LXHF?
For technical support, including DF3D36FU,LXHF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DF3D36FU,LXHF requirements.
6.How does Aetrix verify that DF3D36FU,LXHF is sourced from the original manufacturer or authorized distributors?
All DF3D36FU,LXHF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DF3D36FU,LXHF meets industry standards.
7.What is the process for return or replacement of DF3D36FU,LXHF?
All DF3D36FU,LXHF units undergo pre-shipment inspection (PSI). If there is an issue with DF3D36FU,LXHF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DF3D36FU,LXHF part is unused and in its original packaging.
Return procedure for DF3D36FU,LXHF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DF3D36FU,LXHF Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

