Diodes Incorporated DLP05LC-7-F
- Part No.:
- DLP05LC-7-F
- Manufacturer:
- Diodes Incorporated
- Category:
- TVS Diodes
- Package:
- TO-236-3, SC-59, SOT-23-3
- Datasheet:
-
DLP05LC-7-F.pdf
- Description:
- TVS DIODE 5VWM 11VC SOT23-3
- Quantity:
- Payment:

- Shipping:

Inventory:426,610
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DLP05LC-7-F from Diodes Incorporated is a unidirectional low-capacitance TVS diode designed for ESD and EFT protection of high-speed data lines, featuring 5 V reverse standoff voltage, 1.6 pF typical capacitance at 1 MHz, 11 V clamping voltage at 1 A peak pulse current, 300 W peak pulse power (8/20 µs), and SOT-23 surface-mount package-used in USB 2.0 data line protection.
For engineers reviewing the DLP05LC-7-F datasheet, DLP05LC-7-F pinout, DLP05LC-7-F application, or DLP05LC-7-F equivalent, key selection criteria include low signal-line capacitance, IEC 61000-4-2 Level 4 ESD immunity (±15 kV air/±8 kV contact), unidirectional polarity, thermal resistance (408 °C/W), and compatibility with automated SMT assembly on FR-4 PCBs.
Technical Context
This TVS diode operates as a clamping device in series with signal or power rails, triggering when transient voltage exceeds its 6.0 V minimum breakdown threshold to divert surge current away from sensitive ICs. Its unidirectional configuration supports DC-biased lines like USB D+/D− or VCC buses.
Designed for fast response (<1 ns), it meets IEC 61000-4-2 (ESD) and IEC 61000-4-4 (EFT) standards while maintaining minimal signal distortion due to sub-2 pF capacitance and low leakage (<20 µA at 5 V). Thermal derating follows a defined curve up to +150 °C ambient.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reverse Standoff Voltage | 5 V - Maximum continuous operating voltage before clamping begins; matches standard 5 V logic and USB bus levels. |
| Breakdown Voltage (min) | 6.0 V - Ensures reliable turn-on during transients without false triggering under normal operation. |
| Clamping Voltage @ 1 A | 11.0 V - Limits downstream voltage stress during 8/20 µs surges, protecting 5 V-tolerant receivers. |
| Peak Pulse Power | 300 W - Sustains high-energy ESD/EFT events per IEC 61000-4-2 Level 4 and IEC 61000-4-4. |
| Total Capacitance | 1.6 pF @ 1 MHz - Enables use on USB 2.0 (480 Mbps), HDMI, and other high-speed interfaces without signal integrity loss. |
| Leakage Current | <20 µA @ 5 V - Minimizes standby power draw and avoids loading of high-impedance signal sources. |
| Operating Temp Range | −55 °C to +150 °C - Supports industrial and automotive under-hood applications with wide thermal margins. |
Pinout & Package
Package: SOT-23 (3-pin, surface-mount), JEDEC-compliant outline with matte tin-plated leads, moisture sensitivity level 1, and UL 94V-0 flammability rating.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 | Anode | Connected to protected line (e.g., USB D+); forward-biased during negative transients. |
| Pin 2 | Cathode | Connected to ground; defines unidirectional conduction path and clamping reference. |
| Pin 3 | No Connect (NC) | Internally isolated; no electrical function-must remain floating per datasheet schematic. |
Key Features
| Feature | Design Value |
|---|---|
| Low Capacitance | 1.6 pF enables <480 Mbps USB 2.0 compliance without eye diagram degradation or timing skew. |
| IEC 61000-4-2 Level 4 ESD Protection | ±15 kV air discharge / ±8 kV contact discharge-meets highest system-level ESD immunity requirements. |
| Lead-Free & Halogen-Free Construction | RoHS 3 compliant with <900 ppm Br/Cl and <1000 ppm Sb-supports green manufacturing and end-of-life recycling. |
| SOT-23 Footprint | Standardized 3-pin package compatible with existing pick-and-place equipment and reflow profiles. |
Applications
| USB 2.0 Data Line Protection | VCC Bus Transient Suppression |
|---|---|
Use Scenario: Protecting D+ and D− differential pairs in portable USB peripherals against ESD events during hot-plug insertion. IC Role / Device Role: Unidirectional clamping TVS placed in series with each data line, referenced to ground. Use Value: Maintains 480 Mbps signal integrity while limiting transient voltage to ≤11 V, preventing PHY layer latch-up or damage. | Use Scenario: Safeguarding 5 V power rails feeding microcontrollers or sensors from coupled EFT bursts on adjacent traces. IC Role / Device Role: Parallel-connected TVS between VCC and GND, absorbing energy from fast-rising supply glitches. Use Value: Clamps surges within nanoseconds without affecting steady-state regulation, preserving brown-out immunity and reset stability. |
| HDMI TMDS Channel Protection | Industrial Sensor Interface Lines |
Use Scenario: Shielding HDMI 1.4 TMDS clock and data channels from electrostatic discharge during cable mating in AV equipment. IC Role / Device Role: One DLP05LC-7-F per channel (clock/data±), mounted close to connector with minimal trace length. Use Value: Sub-2 pF capacitance prevents rise/fall time degradation and maintains HDMI compliance up to 165 MHz pixel clock. | Use Scenario: Hardening analog or digital sensor outputs (e.g., RS-485, CAN FD stubs, or 4–20 mA loops) in factory automation panels. IC Role / Device Role: Bidirectional protection not required-unidirectional configuration suits DC-biased sensor outputs referenced to local ground. Use Value: Withstands repeated EFT exposure (IEC 61000-4-4) without parameter drift, ensuring long-term reliability in noisy environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar unidirectional TVS diode applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SMAJ5.0A | Higher capacitance (≈35 pF), DO-214AC package, 400 W Ppk, bidirectional | Not suitable for >100 Mbps data lines; better for lower-speed power rail protection | Select when higher surge handling is needed and capacitance is not critical |
| TPD2E001DRYR | 2-channel array, 1.5 pF per line, 5 V standoff, same SOT-23-3 footprint but dual-line integration | Optimized for space-constrained dual-line protection (e.g., USB D+/D− together) | Choose for board area reduction where both data lines require identical protection |
Compared with SMAJ5.0A and TPD2E001DRYR, DLP05LC-7-F uniquely balances ultra-low capacitance (1.6 pF), unidirectional polarity, and SOT-23 footprint-making it optimal for single-line, high-speed, DC-biased interface protection where layout density and signal fidelity are prioritized.
Availability
DLP05LC-7-F is available at Aetrix Electronics and suitable for USB 2.0 interface protection, industrial sensor signal conditioning, and HDMI TMDS channel hardening requiring stable component supply across production lifecycles.
Supply support for DLP05LC-7-F includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Diodes Incorporated is a global manufacturer of discrete semiconductors and analog ICs, specializing in high-reliability protection, power management, and signal integrity solutions for industrial, computing, and consumer markets.
The DLP series targets high-speed interface protection, engineered specifically for ESD/EFT robustness in compact SMT packages without compromising signal bandwidth or DC bias compatibility.
FAQ
What is the maximum clamping voltage of DLP05LC-7-F under IEC 61000-4-2 ESD stress?
The DLP05LC-7-F does not specify clamping voltage under direct IEC 61000-4-2 testing; instead, its 11.0 V clamping voltage is measured at 1 A peak pulse current (8/20 µs waveform), which correlates to ESD events exceeding ±8 kV contact discharge. Actual clamping during ESD remains below 12 V per characterization data in DS30283 Rev. 13.
Can DLP05LC-7-F be used for bidirectional signal lines like RS-485?
No-DLP05LC-7-F is unidirectional and only protects against positive transients on the anode-to-cathode path. For bidirectional lines such as RS-485, a bidirectional TVS (e.g., DLP05S, or SMAJ5.0CA) is required to suppress both polarities of surge events.
Is the NC pin (Pin 3) required to be grounded or left floating?
Pin 3 is internally no-connect and must remain electrically floating per the device schematic and mechanical drawings. Grounding or routing this pin may cause unpredictable behavior or violate internal isolation design, and is explicitly prohibited in the datasheet.
How does the 408 °C/W thermal resistance impact PCB layout for sustained surge conditions?
The 408 °C/W junction-to-ambient thermal resistance assumes a standard FR-4 pad layout (1" × 1", 2 oz Cu). For repeated surges or elevated ambient temperatures, increasing copper area or adding thermal vias reduces effective RθJA, preventing junction temperature exceedance beyond 150 °C and ensuring long-term reliability.
DLP05LC-7-F Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Diodes Incorporated
- Package/Case:
- TO-236-3, SC-59, SOT-23-3
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- 1
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 5V
- Voltage - Breakdown (Min):
- 6V
- Voltage - Clamping (Max) @ Ipp:
- 11V
- Current - Peak Pulse (10/1000µs):
- 17A (8/20µs)
- Power - Peak Pulse:
- 300W
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- 1.6pF @ 1MHz
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-3
DLP05LC-7-F FAQ
1.How can I place an order for DLP05LC-7-F through Aetrix?
Please submit a Request for Quotation (RFQ) for DLP05LC-7-F on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DLP05LC-7-F reliable?
The price and inventory of DLP05LC-7-F are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DLP05LC-7-F is usually 5 days.
3.What payment methods are accepted for DLP05LC-7-F?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DLP05LC-7-F transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DLP05LC-7-F?
DLP05LC-7-F orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DLP05LC-7-F order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DLP05LC-7-F?
For technical support, including DLP05LC-7-F datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DLP05LC-7-F requirements.
6.How does Aetrix verify that DLP05LC-7-F is sourced from the original manufacturer or authorized distributors?
All DLP05LC-7-F products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DLP05LC-7-F meets industry standards.
7.What is the process for return or replacement of DLP05LC-7-F?
All DLP05LC-7-F units undergo pre-shipment inspection (PSI). If there is an issue with DLP05LC-7-F, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DLP05LC-7-F part is unused and in its original packaging.
Return procedure for DLP05LC-7-F:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DLP05LC-7-F Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

