Diodes Incorporated DLP3V3DTZ-7
- Part No.:
- DLP3V3DTZ-7
- Manufacturer:
- Diodes Incorporated
- Category:
- TVS Diodes
- Package:
- TO-236-3, SC-59, SOT-23-3
- Datasheet:
-
DLP3V3DTZ-7.pdf
- Description:
- TVS DIODE 3.3V 9.3V 9.666V SOT23
- Quantity:
- Payment:

- Shipping:

Inventory:8,105
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DLP3V3DTZ-7 from Diodes Incorporated is a dual unidirectional / single bidirectional transient voltage suppressor (TVS) diode designed for ESD and surge protection of 3.3 V data lines and power rails. It delivers 372 W peak pulse power (8/20 µs), 4.5 V breakdown voltage, 6.0 V clamping voltage at 1 A, 420 pF junction capacitance (unidirectional, 0 V), and operates from –55 °C to +150 °C in SOT-23 package. It is deployed in USB 2.0 interfaces, HDMI signal paths, and 3.3 V I/O ports of portable electronics.
For engineers reviewing the DLP3V3DTZ-7 datasheet, DLP3V3DTZ-7 pinout, DLP3V3DTZ-7 application, or DLP3V3DTZ-7 equivalent, key selection criteria include its dual configuration flexibility (two unidirectional or one bidirectional channel), low clamping voltage under high IPP, sub-100 nA leakage at 3.3 V, AEC-Q101 qualification, and compatibility with automated SMT assembly on high-density PCBs.
Technical Context
This TVS integrates two independent Zener-based protection elements in a single SOT-23 package: Pins 1–3 and 2–3 form two unidirectional channels (anode-to-ground), while Pins 1–2 (with Pin 3 open) configure as a single bidirectional channel. Its low dynamic resistance (0.115 Ω) enables precise clamping voltage prediction using VCL = VBR + Rd × IPP.
The device meets IEC 61000-4-2 Level 4 (±25 kV air / ±8 kV contact) and AEC-Q101 stress requirements, with thermal resistance of 420 °C/W on standard FR-4 layout. Junction capacitance is split between configurations: 420 pF (unidirectional, 0 V) and 210 pF (bidirectional, 0 V), enabling optimized trade-offs between ESD robustness and signal integrity.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Rated Reverse Standoff Voltage | 3.3 V - Maximum continuous operating voltage before conduction; matches 3.3 V logic and interface rails. |
| Breakdown Voltage (VBR) | 4.5 V @ 1 mA - Threshold where TVS begins avalanche conduction; ensures reliable turn-on above normal signal swing. |
| Clamping Voltage (VC) | 6.0 V @ 1 A (unidirectional) - Peak voltage seen by protected circuit during low-current ESD events; preserves downstream IC integrity. |
| Peak Pulse Power (8/20 µs) | 372 W - Sustains high-energy transients without failure; supports lightning-survivable designs per IEC 61000-4-5. |
| Junction Capacitance | 420 pF @ 0 V (unidirectional) - Impacts high-speed signal rise time; suitable for ≤100 Mbps data lines like UART or SPI. |
| ESD Rating | ±25 kV air / ±8 kV contact (IEC 61000-4-2) - Exceeds industrial and automotive ESD immunity requirements. |
| Operating Temperature | –55 °C to +150 °C - Enables use in under-hood automotive modules and industrial edge controllers. |
Pinout & Package
Package: SOT-23 - Surface-mount plastic case (UL 94V-0), 0.008 g mass, moisture sensitivity level 1, compatible with reflow soldering per J-STD-020.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 | Anode of first unidirectional TVS (D1) | Connects to Line1_in; conducts transient current to ground when voltage exceeds 4.5 V. |
| Pin 2 | Anode of second unidirectional TVS (D2) | Connects to Line2_in; provides independent protection path for parallel data line. |
| Pin 3 | Cathode (common ground node) | Shared cathode tied to system ground; forms return path for both unidirectional channels or center tap for bidirectional mode. |
Key Features
| Feature | Design Value |
|---|---|
| Dual configuration support | Single footprint serves either two 3.3 V unidirectional data lines (e.g., D+/D−) or one bidirectional 3.3 V bus (e.g., I²C clock/data), reducing BOM count. |
| Low clamping voltage at high current | 9.3 V @ 40 A (unidirectional) - Limits stress on 3.3 V I/O pins during 8/20 µs surges, preventing latch-up or oxide rupture. |
| Low leakage current | ≤95 µA @ 3.3 V - Minimizes standby power loss in battery-powered devices such as wearables and IoT sensors. |
| AEC-Q101 qualified | Qualified per Human Body Model (8 kV), Machine Model (400 V), and ESD (IEC 61000-4-2) - Validated for automotive infotainment and body control modules. |
| Green RoHS-compliant construction | Lead-free, halogen-free molding compound (post-2006 date codes); meets EU RoHS Directive 2011/65/EU and JEDEC JS709. |
Applications
| USB 2.0 Data Line Protection | HDMI Hot-Plug Detection Line |
|---|---|
Use Scenario: Protecting D+ and D− lines of USB 2.0 peripherals against ESD during cable insertion/removal. IC Role / Device Role: Unidirectional TVS pair (Pins 1–3 and 2–3) clamps transients to <6.0 V while preserving signal integrity up to 480 Mbps. Use Value: Prevents port controller damage without adding series impedance or degrading eye diagram margin. |
Use Scenario: Shielding HDMI HPD (Hot-Plug Detect) line from user-induced ESD in consumer AV equipment. IC Role / Device Role: Single unidirectional channel (Pin 1–3) protects open-drain 5 V-tolerant HPD signal referenced to chassis ground. Use Value: Maintains HPD logic threshold margin (≥2.0 V) during ±8 kV contact discharge, avoiding false plug/unplug detection. |
| 3.3 V Power Bus Clamping | Industrial RS-485 Transceiver I/O |
Use Scenario: Bidirectional surge suppression on 3.3 V supply rail feeding isolated CAN or Ethernet PHYs. IC Role / Device Role: Configured as bidirectional TVS (Pins 1–2, Pin 3 NC) to clamp both positive and negative excursions on VCC. Use Value: Limits rail collapse to ≤9.6 V during 15 A lightning surges, preventing brownout reset of connected microcontrollers. |
Use Scenario: Protecting RS-485 driver/receiver A/B differential lines in factory automation gateways. IC Role / Device Role: Two unidirectional channels (Pins 1–3 and 2–3) shunt ESD to ground on each line independently. Use Value: Ensures >15 kV ESD immunity without compromising common-mode rejection ratio (CMRR) due to matched capacitance (±5%). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar TVS diode applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SMAJ3.3A | Single unidirectional, SMA package (larger footprint, higher RθJA = 50 °C/W), 600 W PPP, 12.3 V VC @ 22.5 A | Requires two devices for dual-line protection; unsuitable for space-constrained layouts | Select when higher peak power handling is needed and board area permits discrete placement. |
| TPD2E001DRYR | Single bidirectional, SOT-553, 300 W PPP, 10.5 V VC @ 5 A, 12 pF Cj @ 0 V | Lower capacitance but no unidirectional option; limited to low-voltage, high-speed interfaces only | Prefer for USB Type-C CC lines or MIPI D-PHY where <15 pF is mandatory and dual-channel not required. |
Compared with SMAJ3.3A and TPD2E001DRYR, DLP3V3DTZ-7 uniquely combines dual-channel flexibility, 3.3 V standoff matching, and SOT-23 compactness-making it optimal for cost-sensitive, space-constrained 3.3 V interface protection where configurability and thermal performance matter.
Availability
DLP3V3DTZ-7 is available at Aetrix Electronics and suitable for USB 2.0 interface protection, HDMI hot-plug detection circuits, and 3.3 V industrial I/O modules requiring stable component supply and long-term lifecycle continuity.
Supply support for DLP3V3DTZ-7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Diodes Incorporated is a global manufacturer of discrete semiconductors and analog ICs, headquartered in Plano, Texas, with design and manufacturing operations across Asia and the Americas.
DLP3V3DTZ-7 belongs to Diodes' TVS Diode portfolio targeting board-level ESD and surge protection; engineered specifically for high-reliability, low-voltage digital interfaces in automotive, computing, and industrial applications.
FAQ
Is DLP3V3DTZ-7 recommended for new designs?
No-Diodes Incorporated explicitly marks DLP3V3DTZ-7 as "NOT RECOMMENDED FOR NEW DESIGNS" in its official datasheet (DS30669 Rev. 3). This indicates the part is in legacy status, with newer alternatives like DLP3V3DQ-7 or APX3V3-03T available. Customers initiating new designs should consult Diodes' latest TVS roadmap and validate replacement parts for form-fit-function compliance before committing.
What is the correct pin configuration for bidirectional operation?
For bidirectional protection, connect the signal line between Pin 1 and Pin 2, leaving Pin 3 unconnected (NC). The internal structure forms a back-to-back Zener pair between Pins 1 and 2, enabling symmetrical clamping for ± transients. Do not tie Pin 3 to ground in this mode, as it would short one diode and disable protection.
How does junction capacitance vary with reverse bias voltage?
Junction capacitance drops with increasing reverse bias: unidirectional mode measures 420 pF at 0 V and 230 pF at 3.3 V; bidirectional mode is 210 pF at 0 V and 115 pF at 3.3 V. This voltage-dependent behavior must be accounted for in high-frequency signal path modeling, especially near the 3.3 V operating point where capacitance is lowest and signal loading minimized.
Can DLP3V3DTZ-7 replace SMAJ3.3A in existing layouts?
No-it cannot serve as a direct drop-in replacement due to different package (SOT-23 vs. SMA), pin count (3-pin vs. 2-pin), and configuration logic. SMAJ3.3A is single-channel unidirectional; DLP3V3DTZ-7 requires external routing to exploit dual-channel capability. Layout redesign and signal path validation are mandatory for any substitution attempt.
DLP3V3DTZ-7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Diodes Incorporated
- Package/Case:
- TO-236-3, SC-59, SOT-23-3
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Zener
- Unidirectional Channels:
- 2
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 3.3V (Max)
- Voltage - Breakdown (Min):
- 4.5V
- Voltage - Clamping (Max) @ Ipp:
- 9.3V, 9.666V
- Current - Peak Pulse (10/1000µs):
- 40A, 15A (8/20µs)
- Power - Peak Pulse:
- 372W, 145W
- Power Line Protection:
- No
- Applications:
- -
- Capacitance @ Frequency:
- -
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q101
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-3
DLP3V3DTZ-7 FAQ
1.How can I place an order for DLP3V3DTZ-7 through Aetrix?
Please submit a Request for Quotation (RFQ) for DLP3V3DTZ-7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DLP3V3DTZ-7 reliable?
The price and inventory of DLP3V3DTZ-7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DLP3V3DTZ-7 is usually 5 days.
3.What payment methods are accepted for DLP3V3DTZ-7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DLP3V3DTZ-7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DLP3V3DTZ-7?
DLP3V3DTZ-7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DLP3V3DTZ-7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DLP3V3DTZ-7?
For technical support, including DLP3V3DTZ-7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DLP3V3DTZ-7 requirements.
6.How does Aetrix verify that DLP3V3DTZ-7 is sourced from the original manufacturer or authorized distributors?
All DLP3V3DTZ-7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DLP3V3DTZ-7 meets industry standards.
7.What is the process for return or replacement of DLP3V3DTZ-7?
All DLP3V3DTZ-7 units undergo pre-shipment inspection (PSI). If there is an issue with DLP3V3DTZ-7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DLP3V3DTZ-7 part is unused and in its original packaging.
Return procedure for DLP3V3DTZ-7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DLP3V3DTZ-7 Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

