My Inquiry
My Account
Diodes Incorporated DT1042-02SR-7
- Part No.:
- DT1042-02SR-7
- Manufacturer:
- Diodes Incorporated
- Category:
- TVS Diodes
- Package:
- TO-253-4, TO-253AA
- Datasheet:
-
DT1042-02SR-7.pdf
- Description:
- TVS DIODE 5VWM 9VC SOT143
- Quantity:
- Payment:
- Shipping:
Inventory:3,449
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DT1042-02SR from Diodes Incorporated is a two-channel low-capacitance TVS diode array designed for ESD protection of high-speed data lines. It delivers 6.2V reverse breakdown voltage, ±16kV contact/±18kV air ESD immunity per IEC 61000-4-2, 0.65pF typical channel capacitance, and 7.7V reverse clamping at 6A (8/20μs), making it suitable for USB 2.0, Ethernet RJ45, and LVDS interfaces in LCD panels and notebooks.
For engineers reviewing the DT1042-02SR datasheet, DT1042-02SR pinout, DT1042-02SR application, or DT1042-02SR equivalent, key selection criteria include low I/O-to-VSS capacitance for signal integrity, dual-channel integration for space-constrained port protection, dynamic resistance under 0.25Ω for fast transient suppression, and SOT143 package compatibility with high-density PCB layouts.
Technical Context
This TVS array uses bidirectional avalanche diode structures per channel to clamp transients between I/O pins and VSS while maintaining low leakage (<0.5µA at 5V) and stable DC operating voltage (5.5V max). Its architecture integrates two independent protection paths sharing a common VCC and GND terminal, enabling simultaneous protection of differential pairs without cross-talk.
The device operates across –55°C to +150°C, with thermal resistance (RθJA) of 360°C/W on standard 2oz copper pads. Its TLP-tested dynamic resistance (0.25Ω for I/O–VSS) ensures minimal voltage overshoot during fast ESD events, and its 55W peak pulse power rating supports IEC 61000-4-5 lightning surge compliance at ±6A.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reverse Breakdown Voltage (VBR) | 6.2V min at 1mA - ensures reliable triggering above 5.0V system rail without false clamping |
| Channel Input Capacitance (CI/O–VSS) | 0.65pF typ at 1MHz - preserves signal integrity on USB 2.0 (480Mbps) and LVDS links |
| ESD Protection Level | ±16kV contact / ±18kV air per IEC 61000-4-2 - meets industrial and consumer end-equipment immunity requirements |
| Reverse Clamping Voltage (VC) | 7.7V max at 6A (8/20μs) - limits stress on downstream PHY ICs during lightning surges |
| Dynamic Resistance (RDIF) | 0.25Ω typ at 10A TLP - minimizes voltage overshoot during sub-nanosecond ESD transients |
| Operating Voltage (VDC) | 5.5V max - compatible with 3.3V and 5V logic interfaces without derating |
Pinout & Package
Package: SOT143 - surface-mount, 4-pin plastic package with matte tin-plated Alloy 42 leadframe, moisture sensitivity level 1, UL 94V-0 rated molding compound, 0.009g weight.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (I/O1) | Protected input/output channel 1 | Connects to first high-speed line (e.g., USB D+ or LVDS+) |
| 2 (VCC) | Power supply rail connection | Provides reference for bidirectional clamping; ties to system VCC (≤5.5V) |
| 3 (GND) | Ground reference | Low-inductance return path for transient current; must be solidly connected to system ground plane |
| 4 (I/O2) | Protected input/output channel 2 | Connects to second high-speed line (e.g., USB D– or LVDS–) |
Key Features
| Feature | Design Value |
|---|---|
| Two independent ESD protection channels | Enables compact protection of differential pairs (e.g., USB 2.0, LVDS) without external routing or discrete components |
| 0.65pF typical I/O-to-VSS capacitance | Maintains <1% signal attenuation at 500MHz, critical for eye diagram compliance in high-speed serial links |
| 0.25Ω TLP dynamic resistance | Reduces clamping voltage overshoot by >30% vs. higher-RDIF TVS devices under 10A ESD pulses |
| ±16kV contact / ±18kV air ESD rating | Exceeds IEC 61000-4-2 Level 4 requirements, eliminating need for secondary board-level shielding in most CE-marked designs |
| SOT143 footprint with 0.9mm pitch | Supports automated placement and reflow in high-volume manufacturing; compatible with IPC-7351B standard land patterns |
Applications
| USB 2.0 Interface Protection | Ethernet RJ45 Port Protection |
|---|---|
Use Scenario: Protecting upstream/downstream USB 2.0 ports on notebook motherboards and docking stations from user-handling ESD. IC Role / Device Role / Timing Role: Bidirectional transient voltage suppressor placed directly at connector pins to shunt ESD energy to VCC/GND before reaching USB transceiver. Use Value: 0.65pF capacitance prevents signal rise-time degradation, preserving 480Mbps data rate compliance per USB-IF specifications. |
Use Scenario: Safeguarding 10/100BASE-TX Ethernet PHY interface on network switches and set-top boxes against cable-discharge events. IC Role / Device Role / Timing Role: Dual-channel TVS array clamping differential pair (TD+/TD–) to VCC and GND, preventing latch-up in magnetics-isolated PHYs. Use Value: 7.7V clamping at 6A ensures PHY ICs remain below absolute maximum ratings during IEC 61000-4-5 surges. |
| LVDS Display Interface Protection | Industrial Panel PC I/O Protection |
Use Scenario: Shielding LVDS clock/data pairs driving high-resolution LCD panels in medical monitors and industrial HMIs. IC Role / Device Role / Timing Role: Low-capacitance TVS placed at display connector to suppress ESD-induced bit errors without distorting differential timing skew. Use Value: Sub-0.7pF capacitance avoids added jitter that could exceed LVDS receiver's 0.3UI timing margin at 1.2Gbps. |
Use Scenario: Hardening front-panel USB and Ethernet ports on ruggedized panel PCs deployed in factory automation environments. IC Role / Device Role / Timing Role: Dual-channel ESD protector mounted adjacent to I/O connectors, leveraging shared VCC/GND to minimize PCB real estate. Use Value: –55°C to +150°C operating range ensures reliability in uncontrolled ambient conditions where thermal cycling exceeds commercial-grade limits. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel TVS protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SP1002-02HTG | Higher CI/O–VSS = 1.0pF typ; lower VBR = 5.5V min; same SOT143 package | Better suited for 3.3V-only systems; less ideal for 5V-tolerant USB 2.0 due to tighter clamping margin | Select when system VCC is fixed at 3.3V and ESD immunity ≥±15kV suffices |
| TPD2E001DRYR | Single-channel, 0.8pF, ±8kV contact ESD; DRY (SOT-553) package; no VCC pin | Requires two devices per differential pair; lacks VCC-referenced clamping for mixed-voltage systems | Choose only if board layout allows duplication and system lacks shared VCC rail near I/O |
Compared with SP1002-02HTG and TPD2E001DRYR, DT1042-02SR offers superior high-speed signal fidelity (lowest capacitance), highest ESD immunity, and integrated VCC-referenced clamping-making it optimal for 5V-tolerant, space-constrained, and high-reliability USB/LVDS/Ethernet port designs.
Availability
DT1042-02SR is available at Aetrix Electronics and suitable for USB 2.0 interface protection, Ethernet RJ45 port hardening, and LVDS display link safeguarding requiring stable component supply and long-term lifecycle support.
Supply support for DT1042-02SR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Diodes Incorporated is a global manufacturer of discrete semiconductors and analog ICs, specializing in high-performance protection, power management, and signal integrity solutions for industrial, computing, and consumer markets.
DT1042-02SR belongs to Diodes' low-capacitance TVS diode array product line, engineered specifically for ESD robustness and signal fidelity in high-speed digital interfaces such as USB, LVDS, and Ethernet.
FAQ
What is the maximum continuous DC voltage this device can withstand?
The DT1042-02SR has a maximum operating voltage (VDC) of 5.5V between any I/O pin and VSS, and between VCC and VSS. This rating ensures safe operation with 3.3V and 5V logic rails without risk of leakage current escalation or premature breakdown under steady-state bias.
Can this TVS array protect both differential and single-ended signals?
Yes - the DT1042-02SR protects two independent I/O lines referenced to VSS, supporting differential pairs (e.g., USB D+/D–) when each line connects to a separate channel, and single-ended signals (e.g., HDMI CEC, UART TX) when used individually with proper VCC/GND decoupling.
Does the SOT143 package require special PCB layout considerations?
Yes - Diodes specifies a recommended pad layout with 2.50mm × 0.70mm solder pads and 0.60mm solder mask opening to ensure mechanical reliability and thermal performance. Thermal relief to internal ground planes should be minimized to maintain RθJA ≤360°C/W during surge events.
How does the VCC pin function in ESD protection?
The VCC pin provides a controlled clamping reference for bidirectional transients, allowing the device to shunt ESD energy from I/O pins to both VCC and GND. This dual-path clamping reduces voltage overshoot compared to GND-only TVS arrays, especially critical in systems with well-decoupled power rails.
DT1042-02SR-7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Diodes Incorporated
- Package/Case:
- TO-253-4, TO-253AA
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- 2
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 5V (Max)
- Voltage - Breakdown (Min):
- 6.2V
- Voltage - Clamping (Max) @ Ipp:
- 9V
- Current - Peak Pulse (10/1000µs):
- 6A (8/20µs)
- Power - Peak Pulse:
- 55W
- Power Line Protection:
- Yes
- Applications:
- General Purpose
- Capacitance @ Frequency:
- 0.65pF @ 1MHz
- Operating Temperature:
- -55°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-143
DT1042-02SR-7 FAQ
1.How can I place an order for DT1042-02SR-7 through Aetrix?
Please submit a Request for Quotation (RFQ) for DT1042-02SR-7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DT1042-02SR-7 reliable?
The price and inventory of DT1042-02SR-7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DT1042-02SR-7 is usually 5 days.
3.What payment methods are accepted for DT1042-02SR-7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DT1042-02SR-7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DT1042-02SR-7?
DT1042-02SR-7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DT1042-02SR-7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DT1042-02SR-7?
For technical support, including DT1042-02SR-7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DT1042-02SR-7 requirements.
6.How does Aetrix verify that DT1042-02SR-7 is sourced from the original manufacturer or authorized distributors?
All DT1042-02SR-7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DT1042-02SR-7 meets industry standards.
7.What is the process for return or replacement of DT1042-02SR-7?
All DT1042-02SR-7 units undergo pre-shipment inspection (PSI). If there is an issue with DT1042-02SR-7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DT1042-02SR-7 part is unused and in its original packaging.
Return procedure for DT1042-02SR-7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DT1042-02SR-7 Tags
-
ESD9B5.0ST5G
onsemi
-
DESD3V3E1BL-7B
Diodes Incorporated
-
ESD5Z3.3T1G
onsemi
-
D5V0H1B2LP-7B
Diodes Incorporated
-
D5V0P1B2LP-7B
Diodes Incorporated
-
DESD5V0U1BA-7
Diodes Incorporated
-
ESD5Z5.0T1G
onsemi
-
DESD5V0U1BB-7
Diodes Incorporated
-
D12V0L1B2LP-7B
Diodes Incorporated
-
PESD2V0Y1BSFYL
Nexperia USA Inc.
-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage
-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
