Diodes Incorporated DT1240-02LP10-7B
- Part No.:
- DT1240-02LP10-7B
- Manufacturer:
- Diodes Incorporated
- Category:
- TVS Diodes
- Package:
- 3-XFDFN
- Datasheet:
-
DT1240-02LP10-7B.pdf
- Description:
- TVS DIODE 55VWM 11VC DSN1006-3
- Quantity:
- Payment:

- Shipping:

Inventory:5,304
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DT1240-02LP10 from Diodes Incorporated is a 2-channel low-capacitance CSP TVS diode array designed for ESD protection of high-speed data lines. It delivers 6V minimum breakdown voltage, 5.5A IEC 61000-4-5 lightning surge rating, and 0.75pF max channel input capacitance, enabling use in USB 2.0 and HDMI™ interfaces without signal integrity degradation.
For engineers reviewing the DT1240-02LP10 datasheet, DT1240-02LP10 pinout, DT1240-02LP10 application, or DT1240-02LP10 equivalent, key selection criteria include clamping voltage at 5.5A (9.4V), dynamic resistance (0.25Ω), ESD immunity (±16kV contact/air), and CSP package compatibility with fine-pitch portable PCB layouts.
Technical Context
This TVS array uses silicon avalanche diode structures in a dual-channel monolithic CSP to provide bidirectional transient suppression between I/O lines and VSS. Each channel features matched breakdown characteristics and low parasitic capacitance optimized for <1GHz signal paths.
It operates within -55°C to +85°C ambient range and achieves 55W peak pulse power (8/20µs) per channel while maintaining sub-1pF input capacitance at 2.5V bias - critical for preserving eye diagram margins in USB 2.0 and DVI™ applications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Breakdown Voltage (VBR) | 6V min at 1mA - ensures reliable triggering before damage to 5.5V-tolerant I/O cells |
| Clamping Voltage (VC) | 9.4V typ at 5.5A, 8/20µs - limits stress on downstream transceivers during lightning surges |
| Input Capacitance (CI/O) | 0.75pF max at 2.5V, 1MHz - preserves signal rise/fall times in 480Mbps USB 2.0 links |
| ESD Rating | ±16kV air & contact per IEC 61000-4-2 - exceeds Level 4 immunity for handheld device touchpoints |
| Dynamic Resistance (RDIF-R) | 0.25Ω typ - minimizes voltage overshoot during fast ESD events (TLP 100ns) |
| Package | X3-DSN1006-3 (Type B) CSP - 1.0 × 0.6 mm footprint with NiAu bumps for reflow-compatible assembly |
Pinout & Package
X3-DSN1006-3 is a 3-terminal chip-scale package with exposed silicon sidewalls (electrically active); solder mask must avoid side-wall contact. Terminals are NiAu bumps compatible with standard Pb-free reflow profiles.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 | Channel 1 Anode | Connects to protected I/O line 1; forms cathode-to-VSS path during positive transients |
| Pin 2 | Channel 2 Anode | Connects to protected I/O line 2; independent clamping path from Pin 1 |
| Pin 3 | Common Cathode (VSS) | Shared ground return for both channels; requires low-inductance PCB connection to system GND |
Key Features
| Feature | Design Value |
|---|---|
| Low Clamping Voltage | 9.4V at 5.5A enables safe operation with 3.3V/5V logic families without overvoltage damage |
| Ultra-Low Input Capacitance | 0.75pF max prevents insertion loss and jitter accumulation in 480Mbps USB 2.0 differential pairs |
| IEC 61000-4-5 Compliance | 5.5A 8/20µs surge rating supports industrial-grade lightning immunity in portable equipment |
| Lead-Free & Green Construction | Halogen- and antimony-free, RoHS 3 compliant - meets global environmental compliance requirements |
Applications
| USB 2.0 Interface Protection | HDMI™ Data Lane Protection |
|---|---|
Use Scenario: ESD protection for D+ and D− lines in smartphone USB ports subject to repeated plug/unplug cycles. IC Role / Device Role / Timing Role: Bidirectional TVS clamp placed directly at connector, shunting ESD current to ground before reaching PHY IC. Use Value: 0.75pF capacitance avoids signal distortion at 480Mbps; ±16kV ESD rating prevents field failures in consumer handling. |
Use Scenario: Transient suppression on TMDS data channels in ultra-thin tablet HDMI receptacles. IC Role / Device Role / Timing Role: Low-capacitance TVS array mounted adjacent to HDMI connector to minimize stub length and preserve signal integrity. Use Value: 9.4V clamping voltage protects 3.3V HDMI transmitter outputs; 0.25Ω dynamic resistance reduces overshoot during 100ns ESD pulses. |
| DVI™ Dual-Link Channel Protection | IEEE 1394 (FireWire®) Port Protection |
Use Scenario: Surge protection for 24-pin DVI-I dual-link video interface in compact docking stations. IC Role / Device Role / Timing Role: Two DT1240-02LP10 arrays protect 12 differential pairs (6 per channel), each pair using one device. Use Value: Matched channel capacitance ensures balanced skew across differential lanes; X3-DSN1006-3 footprint enables dense layout near edge connectors. |
Use Scenario: ESD hardening of FireWire 400/800 ports in digital camcorders exposed to frequent cable mating. IC Role / Device Role / Timing Role: Dual-channel TVS placed at port entry point to clamp contact discharge before reaching link-layer controller. Use Value: 6V VBR aligns with FireWire 3.3V signaling; ±16kV contact rating exceeds IEC 61000-4-2 Level 4 requirement. |
Availability
DT1240-02LP10 is available at Aetrix Electronics and suitable for USB 2.0 interface protection, HDMI™ data lane hardening, and IEEE 1394 port surge suppression requiring stable component supply in high-volume portable electronics manufacturing.
Supply support for DT1240-02LP10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Diodes Incorporated is a global manufacturer of discrete semiconductors and analog ICs, specializing in high-reliability protection, power management, and signal integrity solutions for consumer, industrial, and computing markets.
The DT1240-02LP10 belongs to Diodes' advanced TVS diode array product line, engineered specifically for ESD and surge protection of high-speed serial interfaces where low capacitance and precise clamping are mandatory.
FAQ
Is DT1240-02LP10 still in production?
No. Diodes Incorporated has officially discontinued DT1240-02LP10 and marked it as obsolete with no alternate part offered. The datasheet (DS38730 Rev. 4) explicitly states "PART OBSOLETE – PART DISCONTINUED" and confirms no replacement is designated by the manufacturer.
What is the thermal resistance of DT1240-02LP10?
The typical junction-to-ambient thermal resistance (RθJA) is 250°C/W when mounted on a standard FR-4 PCB with 2oz copper and Diodes' recommended pad layout. This value assumes natural convection cooling and defines safe power dissipation limits under sustained DC conditions.
Can DT1240-02LP10 be used for unidirectional protection?
No. DT1240-02LP10 is a bidirectional TVS array with symmetrical avalanche structure per channel. Its schematic shows anode terminals (Pins 1 and 2) tied to I/O lines and a common cathode (Pin 3) to VSS, enabling clamping of both positive and negative transients without polarity constraints.
What does the "MJ" marking on the device indicate?
"MJ" is the product type marking code laser-etched on the top surface of the X3-DSN1006-3 package. It uniquely identifies the DT1240-02LP10 variant within Diodes' TVS portfolio and corresponds to the ordering information listed in the datasheet's packaging table.
DT1240-02LP10-7B Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Diodes Incorporated
- Package/Case:
- 3-XFDFN
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Zener
- Unidirectional Channels:
- 2
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 55V (Max)
- Voltage - Breakdown (Min):
- 6V
- Voltage - Clamping (Max) @ Ipp:
- 11V
- Current - Peak Pulse (10/1000µs):
- 5.5A (8/20µs)
- Power - Peak Pulse:
- 55W
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- 0.75pF @ 1MHz
- Operating Temperature:
- -55°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- X3-DSN1006-3
DT1240-02LP10-7B FAQ
1.How can I place an order for DT1240-02LP10-7B through Aetrix?
Please submit a Request for Quotation (RFQ) for DT1240-02LP10-7B on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DT1240-02LP10-7B reliable?
The price and inventory of DT1240-02LP10-7B are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DT1240-02LP10-7B is usually 5 days.
3.What payment methods are accepted for DT1240-02LP10-7B?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DT1240-02LP10-7B transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DT1240-02LP10-7B?
DT1240-02LP10-7B orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DT1240-02LP10-7B order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DT1240-02LP10-7B?
For technical support, including DT1240-02LP10-7B datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DT1240-02LP10-7B requirements.
6.How does Aetrix verify that DT1240-02LP10-7B is sourced from the original manufacturer or authorized distributors?
All DT1240-02LP10-7B products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DT1240-02LP10-7B meets industry standards.
7.What is the process for return or replacement of DT1240-02LP10-7B?
All DT1240-02LP10-7B units undergo pre-shipment inspection (PSI). If there is an issue with DT1240-02LP10-7B, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DT1240-02LP10-7B part is unused and in its original packaging.
Return procedure for DT1240-02LP10-7B:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DT1240-02LP10-7B Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

