onsemi ESD11B5.0SMT5G
- Part No.:
- ESD11B5.0SMT5G
- Manufacturer:
- onsemi
- Category:
- TVS Diodes
- Package:
- 2-XFDFN, FCDFN
- Datasheet:
-
ESD11B5.0SMT5G.pdf
- Description:
- TVS DIODE 5VWM 2FLIPCHIP
- Quantity:
- Payment:

- Shipping:

Inventory:5,095
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ESD11B5.0SMT5G from onsemi is a bi-directional transient voltage suppressor (TVS) diode designed for ESD protection of high-speed data lines and I/O ports in portable electronics. It features a 5.0 V working peak reverse voltage (VRWM), clamping voltage of 13.5 V at 8 A peak pulse current (IPP), <1 ns response time, and IEC61000−4−2 Level 4 (±8 kV contact / ±15 kV air) compliance - deployed in cellular phones, digital cameras, and MP3 players where board space is constrained.
For engineers reviewing the ESD11B5.0SMT5G datasheet, pinout, applications, or equivalent options, key selection considerations include clamping performance under IEC61000−4−2 stress, ultra-small 0.6 mm × 0.3 mm flip-chip footprint, low leakage (<1.0 µA @ 5.0 V), and compatibility with Pb-free reflow profiles up to 260°C.
Technical Context
This device operates as a bi-directional TVS diode using silicon avalanche junction technology to clamp transient overvoltages before they reach sensitive downstream ICs. Its design centers on fast turn-on (<1 ns) and low dynamic impedance to minimize voltage overshoot during ESD events.
It is specified per IEC61000−4−2 Level 4 and IEC61000−4−4 Level 4, with verified clamping behavior captured via oscilloscope waveforms across ±8 kV contact discharge. The 0.3 mm body height and MSL 1 rating support automated assembly on fine-pitch PCBs without moisture sensitivity concerns.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VRWM | 5.0 V - Maximum continuous reverse operating voltage before significant conduction begins; sets minimum system supply margin for protected line. |
| VC @ IPP | 13.5 V @ 8 A - Clamped voltage during IEC61000−4−2 8 kV contact discharge; defines worst-case stress seen by downstream IC. |
| Response Time | <1 ns - Enables suppression before ESD energy couples into signal path; critical for USB 2.0, HDMI, and audio jack interfaces. |
| Leakage Current | <1.0 µA @ 5.0 V - Minimizes standby power loss and avoids false triggering in battery-powered devices. |
| Capacitance | 13.5 pF - Low enough to avoid signal integrity degradation on high-speed lines (e.g., USB D+/D−, SDIO). |
| Package Size | 0.60 mm × 0.30 mm × 0.30 mm - Enables placement directly at connector entry points without consuming valuable PCB real estate. |
Pinout & Package
ESD11B5.0SMT5G uses a 2-pin flip-chip package (Case 499BA), with no external leads - both terminals are solder bumps on the bottom surface. Mounting orientation is non-polarized; either terminal may serve as anode or cathode due to bi-directional symmetry.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Terminal 1 (Bump) | Anode/Cathode (Bi-directional) | One side of symmetrical PN junction; connects to protected line (e.g., USB D+); no polarity marking required. |
| Terminal 2 (Bump) | Anode/Cathode (Bi-directional) | Opposite side of symmetrical PN junction; connects to ground or reference plane; enables bidirectional clamping. |
Key Features
| Feature | Design Value |
|---|---|
| IEC61000−4−2 Level 4 Compliance | Validated ±8 kV contact / ±15 kV air discharge protection - meets highest standard for handheld consumer electronics. |
| Ultra-Low Profile | 0.3 mm max height - allows placement under connectors or beneath tight-fitting shields without mechanical interference. |
| Pb-Free Reflow Compatibility | Qualified for 260°C peak reflow per J-STD-020 - supports modern RoHS-compliant manufacturing without derating. |
| MSL 1 Rating | No floor life limitation - eliminates baking requirements and simplifies SMT line logistics for high-volume production. |
Applications
| USB 2.0 Interface Protection | Smartphone Audio Jack ESD Suppression |
|---|---|
Use Scenario: Protecting D+ and D− lines of USB 2.0 ports against user-handling ESD events in smartphones and tablets. IC Role / Device Role: Bi-directional TVS diode placed immediately adjacent to USB connector to clamp transients before reaching USB transceiver IC. Use Value: 13.5 V clamping ensures downstream PHY remains below absolute maximum ratings; 13.5 pF capacitance avoids signal rise-time degradation. | Use Scenario: Shielding 3.5 mm audio jack contacts (tip/ring/sleeve) from ESD during plug insertion/removal in mobile handsets. IC Role / Device Role: Discrete ESD suppressor mounted at jack footprint to shunt transient current to chassis ground. Use Value: 0.6 mm × 0.3 mm footprint fits within jack keep-out zone; low leakage preserves bias integrity of analog audio amplifiers. |
| Digital Camera Data Lines | MP3 Player SD Card Interface |
Use Scenario: Safeguarding MIPI CSI-2 differential pairs and camera control lines (I²C, reset) from ESD during lens module handling. IC Role / Device Role: Per-line TVS protection on high-density flex PCBs where routing space is minimal. Use Value: Sub-1 ns response prevents latch-up in image sensor ICs; MSL 1 rating avoids moisture-related popcorning during reflow. | Use Scenario: Protecting SDIO command, clock, and data lines between host MCU and removable microSD card in portable audio players. IC Role / Device Role: Point-of-entry ESD clamp on each SDIO signal trace, placed before series resistors or level shifters. Use Value: 5.0 V VRWM matches typical SDIO I/O voltage; 0.3 mm height clears stacked board assemblies with shield cans. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ESD5Z5.0T1G | Same VRWM (5.0 V), higher VC (17.5 V @ 5 A), larger SOD-523 package (1.2 × 0.8 mm). | Less suitable for ultra-dense layouts; higher clamping increases risk to 1.8 V logic interfaces. | Choose when board space permits and higher surge robustness (12 A IPP) is prioritized over clamping voltage. |
| TPD2E001DRYR | 2-channel array (D+ & D−), 5.5 V VRWM, 12 V VC @ 4 A, 10 pF per channel, X2SON package (1.0 × 0.6 mm). | Optimized for USB 2.0 differential pair protection with matched capacitance; not discrete per-line solution. | Choose for integrated dual-line protection where layout symmetry and channel matching are critical. |
Compared with ESD5Z5.0T1G and TPD2E001DRYR, the ESD11B5.0SMT5G delivers the lowest clamping voltage (13.5 V) in the smallest footprint (0.6 × 0.3 mm), making it optimal for space-constrained, high-reliability ESD protection where minimizing voltage overshoot is paramount.
Availability
ESD11B5.0SMT5G is available at Aetrix Electronics and suitable for USB 2.0 interface protection, smartphone audio jack ESD suppression, and digital camera data line safeguarding requiring stable component supply across high-volume consumer electronics programs.
Supply support for ESD11B5.0SMT5G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, sensors, and logic solutions for automotive, industrial, cloud computing, and consumer markets.
The ESD11B Series belongs to onsemi's transient voltage suppressor portfolio, engineered specifically for ultra-compact, high-performance ESD protection in portable and wearable electronics with stringent size and reliability requirements.
FAQ
What is the clamping voltage of ESD11B5.0SMT5G and under what test condition is it specified?
The ESD11B5.0SMT5G has a maximum clamping voltage (VC) of 13.5 V, measured at 8 A peak pulse current (IPP) per the IEC61000−4−2 waveform. This value reflects the actual voltage observed across the device during an 8 kV contact ESD event, as validated by oscilloscope waveform capture in the official datasheet. The ESD11B5.0SMT5G achieves this low clamping performance while maintaining bi-directional operation and sub-1 ns response.
Is ESD11B5.0SMT5G compatible with lead-free reflow soldering processes?
Yes, ESD11B5.0SMT5G is qualified for Pb-free reflow with a maximum peak temperature of 260°C, meeting J-STD-020 requirements. Its flip-chip construction and die-attach materials are engineered for thermal stability during standard SAC305 profile reflow. The device also carries MSL 1 rating, meaning it can be stored indefinitely before assembly without baking - a key advantage for ESD11B5.0SMT5G in high-throughput SMT lines.
Does ESD11B5.0SMT5G require polarity-aware placement on the PCB?
No, ESD11B5.0SMT5G is a bi-directional TVS diode with symmetrical breakdown characteristics, so it does not require orientation-specific placement. Both terminals function identically - either bump can connect to the protected signal line and the other to ground. This simplifies layout, reduces assembly errors, and eliminates the need for polarity markings on the ESD11B5.0SMT5G footprint.
What is the capacitance of ESD11B5.0SMT5G and how does it affect high-speed signal integrity?
The ESD11B5.0SMT5G has a typical capacitance of 13.5 pF, measured at 1 MHz and 0 V bias. This low value minimizes loading on high-speed signals such as USB 2.0 D+/D−, ensuring minimal impact on edge rate and eye diagram integrity. Because the ESD11B5.0SMT5G places capacitance directly at the connector, its controlled parasitic profile helps maintain impedance continuity better than larger-footprint alternatives.
How does ESD11B5.0SMT5G meet IEC61000−4−2 Level 4, and what does that mean for end-product certification?
ESD11B5.0SMT5G is characterized to withstand ±8 kV contact and ±15 kV air discharge per IEC61000−4−2 Level 4 - the highest immunity level defined for portable equipment. When implemented correctly (i.e., placed at entry points with low-inductance ground paths), the ESD11B5.0SMT5G enables system-level pass/fail compliance. Its verified clamping behavior under these stresses is documented via oscilloscope screenshots in the official datasheet for ESD11B5.0SMT5G.
ESD11B5.0SMT5G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- 2-XFDFN, FCDFN
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Zener
- Unidirectional Channels:
- -
- Bidirectional Channels:
- 1
- Voltage - Reverse Standoff (Typ):
- 5V (Max)
- Voltage - Breakdown (Min):
- 5.8V
- Voltage - Clamping (Max) @ Ipp:
- -
- Current - Peak Pulse (10/1000µs):
- -
- Power - Peak Pulse:
- -
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- -
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 2-FlipChip
ESD11B5.0SMT5G FAQ
1.How can I place an order for ESD11B5.0SMT5G through Aetrix?
Please submit a Request for Quotation (RFQ) for ESD11B5.0SMT5G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ESD11B5.0SMT5G reliable?
The price and inventory of ESD11B5.0SMT5G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ESD11B5.0SMT5G is usually 5 days.
3.What payment methods are accepted for ESD11B5.0SMT5G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ESD11B5.0SMT5G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ESD11B5.0SMT5G?
ESD11B5.0SMT5G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ESD11B5.0SMT5G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ESD11B5.0SMT5G?
For technical support, including ESD11B5.0SMT5G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ESD11B5.0SMT5G requirements.
6.How does Aetrix verify that ESD11B5.0SMT5G is sourced from the original manufacturer or authorized distributors?
All ESD11B5.0SMT5G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ESD11B5.0SMT5G meets industry standards.
7.What is the process for return or replacement of ESD11B5.0SMT5G?
All ESD11B5.0SMT5G units undergo pre-shipment inspection (PSI). If there is an issue with ESD11B5.0SMT5G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ESD11B5.0SMT5G part is unused and in its original packaging.
Return procedure for ESD11B5.0SMT5G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ESD11B5.0SMT5G Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

