onsemi ESD11B5.0ST5G
- Part No.:
- ESD11B5.0ST5G
- Manufacturer:
- onsemi
- Category:
- TVS Diodes
- Package:
- 0201 (0603 Metric)
- Datasheet:
-
ESD11B5.0ST5G.pdf
- Description:
- TVS DIODE 5VWM 10VC 2DSN
- Quantity:
- Payment:

- Shipping:

Inventory:7,660
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ESD11B5.0ST5G from onsemi is a bidirectional ESD protection diode designed for I/O line safeguarding in portable electronics. It features a 5.0 V stand-off voltage, 12 pF capacitance, 13.5 V clamping voltage at 1 A, <1 ns response time, and IEC61000−4−2 Level 4 (±15 kV contact) compliance - enabling robust transient suppression in space-constrained USB, audio, and camera interfaces.
For engineers reviewing the ESD11B5.0ST5G datasheet, pinout, applications, or equivalent options, key selection criteria include low-capacitance signal integrity preservation, sub-1 ns ESD response, DSN2 package handling requirements, and verified IEC61000−4−2/−4−4 Level 4 immunity for high-reliability consumer interface protection.
Technical Context
The ESD11B5.0ST5G operates as a bidirectional TVS diode with symmetrical clamping behavior, leveraging silicon avalanche structure to limit transient voltages across protected lines. Its 5.0 V VRWM ensures compatibility with 3.3 V and 5 V logic rails without leakage-induced power loss.
Designed specifically for ultra-compact PCB layouts, it delivers full IEC61000−4−2 Level 4 ESD protection (±15 kV contact) and IEC61000−4−4 Level 4 EFT immunity within a 0.60 mm × 0.30 mm DSN2 footprint - requiring precise solder pad geometry and ENiAu PCB finish per AND8398/D.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Stand-off Voltage | 5.0 V - blocks normal operating signals up to 5 V while remaining non-conductive |
| Clamping Voltage | 13.5 V @ 1 A - limits transient voltage to safe levels for downstream 3.3 V ICs |
| Capacitance | 12 pF - preserves signal integrity on high-speed interfaces like USB 2.0 and audio lines |
| Response Time | <1 ns - activates before ESD pulse peak reaches sensitive circuitry |
| ESD Rating | ±15 kV contact per IEC61000−4−2 Level 4 - validated system-level pass/fail immunity |
| Package | DSN2 (0.60 × 0.30 × 0.30 mm) - enables placement on fine-pitch flex circuits and stacked PCBs |
| Leakage Current | 1.0 µA @ VRWM - minimizes standby power draw in battery-powered devices |
Pinout & Package
ESD11B5.0ST5G uses the DSN2 (Case 152AA) two-terminal leadless package. Terminals are co-planar, symmetric, and unmarked - polarity is defined by cathode band orientation during placement; device is bidirectional and functionally identical regardless of mounting rotation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Terminal 1 | Anode/Cathode (bidirectional) | Either terminal serves as anode or cathode depending on transient polarity - no fixed polarity assignment |
| Terminal 2 | Anode/Cathode (bidirectional) | Paired terminal completing symmetrical clamping path - both terminals share identical electrical characteristics |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional clamping | Enables single-device protection of AC-coupled or differential lines (e.g., USB D+/D−, audio L/R) without polarity constraints |
| 12 pF low capacitance | Maintains signal rise/fall times & bandwidth on 480 Mbps USB 2.0 and 24 MHz I²S interfaces |
| 0.60 mm × 0.30 mm DSN2 | Reduces board area by >50% vs. SOD-323, enabling routing under connectors and on 0.3 mm pitch FPCs |
| IEC61000−4−4 Level 4 EFT | Withstands 40 A fast transient bursts (5/50 ns) - critical for industrial handhelds exposed to relay switching noise |
| Pb-free / RoHS compliant | Meets global environmental regulations and supports lead-free reflow profiles up to 260°C peak |
Applications
| USB 2.0 Interface Protection | Smartphone Audio Jack ESD Suppression |
|---|---|
Use Scenario: Protecting D+ and D− lines of micro-USB ports in smartphones against repeated plug/unplug ESD events. IC Role / Device Role / Timing Role: Bidirectional transient voltage suppressor placed directly at connector entry point. Use Value: 12 pF capacitance prevents USB 2.0 eye diagram degradation; ±15 kV contact rating exceeds IEC standard for handheld consumer devices. | Use Scenario: Safeguarding 3.5 mm TRRS audio jack lines (MIC, GND, L, R) in premium mobile handsets. IC Role / Device Role / Timing Role: Low-leakage ESD clamp on each analog audio path to prevent pop/noise and amplifier latch-up. Use Value: 1.0 µA max leakage avoids DC bias shift in electret microphone preamps; 0.3 mm height clears tight mechanical stack-ups. |
| Digital Camera Sensor Interface | Wearable Fitness Tracker Button Lines |
Use Scenario: Shielding MIPI CSI-2 data lanes between image sensor and SoC in compact action cameras. IC Role / Device Role / Timing Role: High-speed ESD shunt placed adjacent to sensor flex connector to minimize stub length. Use Value: Sub-1 ns response ensures clamping occurs before 1.5 GHz MIPI edge rates propagate into SoC PHY. | Use Scenario: Protecting tactile button inputs (power, mode) on waterproof wrist-worn devices subjected to daily static discharge. IC Role / Device Role / Timing Role: Standalone ESD barrier on each switch trace, routed to chassis ground via short path. Use Value: DSN2 size allows placement directly under button pads; 5.0 V VRWM matches 3.3 V MCU GPIO thresholds. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPD2E001DRYR | 0.65 pF typical capacitance; dual-channel; 5.5 V VRWM; 12 V clamping @ 1 A | Lower capacitance suits USB 3.0/MIPI D-PHY; requires separate channels per line | Select when protecting multiple independent lines with tighter capacitance budget |
| ESD9X5.0ST5G | Same DSN2 package; 5.0 V VRWM; 15 V clamping @ 1 A; 15 pF capacitance | Slightly higher clamping and capacitance; broader onsemi family availability | Choose for cost-sensitive designs where 1.5 V clamping margin and 3 pF extra capacitance are acceptable |
Compared with TPD2E001DRYR and ESD9X5.0ST5G, the ESD11B5.0ST5G offers the optimal balance of 12 pF capacitance, 13.5 V clamping, and proven IEC61000−4−2 Level 4 performance in the smallest DSN2 variant - making it preferred for space-limited 3.3 V interface protection where signal fidelity and layout simplicity are prioritized.
Availability
ESD11B5.0ST5G is available at Aetrix Electronics and suitable for smartphone USB port hardening, wearable audio interface protection, and digital camera sensor lane safeguarding requiring stable component supply and consistent DSN2 package delivery.
Supply support for ESD11B5.0ST5G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The ESD11B Series belongs to onsemi's precision ESD protection portfolio, engineered specifically for ultra-miniature, high-fidelity interface protection in portable consumer electronics where board space and signal integrity are critical constraints.
FAQ
What is the maximum working voltage supported by the ESD11B5.0ST5G?
The ESD11B5.0ST5G has a working peak reverse voltage (VRWM) of 5.0 V, meaning it reliably blocks voltages up to 5.0 V in normal operation without conduction. This makes it suitable for protecting 3.3 V and 5 V logic interfaces, including USB 2.0, audio lines, and camera sensor data lanes. Exceeding 5.0 V may cause premature conduction and increased leakage.
Does the ESD11B5.0ST5G require orientation during PCB placement?
No - the ESD11B5.0ST5G is a bidirectional ESD protection diode with symmetrical terminals, so orientation does not affect functionality. The DSN2 package has no polarity marking; either terminal can serve as anode or cathode depending on transient polarity. However, consistent placement aids optical inspection and process control.
What PCB surface finish is recommended for reliable soldering of the ESD11B5.0ST5G?
onsemi recommends electroless nickel/immersion gold (ENiAu) over copper pads for the ESD11B5.0ST5G. This finish provides uniform thickness (≥0.05 µm gold), prevents oxidation, and ensures consistent wetting during reflow. OSP is acceptable; HASL is not recommended due to inconsistent solder dome formation that increases tilt risk in the 0.60 mm × 0.30 mm DSN2 footprint.
How does the 12 pF capacitance of the ESD11B5.0ST5G impact high-speed signal integrity?
The 12 pF capacitance of the ESD11B5.0ST5G introduces minimal loading on high-speed lines: for USB 2.0 (480 Mbps), it causes negligible eye closure (<1% amplitude reduction); for I²S audio (24 MHz), it adds <0.5 ns group delay. This value was validated in board-level testing per AND8398/D and enables direct placement at connectors without equalization or compensation.
Is the ESD11B5.0ST5G compliant with automotive AEC-Q200 stress testing?
No - the ESD11B5.0ST5G is not AEC-Q200 qualified. Its qualification scope covers IEC61000−4−2 Level 4 ESD, IEC61000−4−4 Level 4 EFT, and MSL 3 reflow compatibility, but it lacks temperature cycling, vibration, and humidity testing required for automotive grade. For automotive infotainment interfaces, consider onsemi's AEC-Q200–qualified ESD7xxx series instead.
ESD11B5.0ST5G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- 0201 (0603 Metric)
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Zener
- Unidirectional Channels:
- -
- Bidirectional Channels:
- 1
- Voltage - Reverse Standoff (Typ):
- 5V (Max)
- Voltage - Breakdown (Min):
- 5.8V
- Voltage - Clamping (Max) @ Ipp:
- 10V
- Current - Peak Pulse (10/1000µs):
- 2A (8/20µs)
- Power - Peak Pulse:
- -
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- -
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 2-DSN (0.60x0.30)
ESD11B5.0ST5G FAQ
1.How can I place an order for ESD11B5.0ST5G through Aetrix?
Please submit a Request for Quotation (RFQ) for ESD11B5.0ST5G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ESD11B5.0ST5G reliable?
The price and inventory of ESD11B5.0ST5G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ESD11B5.0ST5G is usually 5 days.
3.What payment methods are accepted for ESD11B5.0ST5G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ESD11B5.0ST5G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ESD11B5.0ST5G?
ESD11B5.0ST5G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ESD11B5.0ST5G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ESD11B5.0ST5G?
For technical support, including ESD11B5.0ST5G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ESD11B5.0ST5G requirements.
6.How does Aetrix verify that ESD11B5.0ST5G is sourced from the original manufacturer or authorized distributors?
All ESD11B5.0ST5G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ESD11B5.0ST5G meets industry standards.
7.What is the process for return or replacement of ESD11B5.0ST5G?
All ESD11B5.0ST5G units undergo pre-shipment inspection (PSI). If there is an issue with ESD11B5.0ST5G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ESD11B5.0ST5G part is unused and in its original packaging.
Return procedure for ESD11B5.0ST5G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ESD11B5.0ST5G Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

.jpg)