onsemi ESD11N5.0ST5G
- Part No.:
- ESD11N5.0ST5G
- Manufacturer:
- onsemi
- Category:
- TVS Diodes
- Package:
- 0201 (0603 Metric)
- Datasheet:
-
ESD11N5.0ST5G.pdf
- Description:
- TVS DIODE 5VWM 12VC 2DSN
- Quantity:
- Payment:

- Shipping:

Inventory:2,537
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ESD11N5.0ST5G from onsemi is a bidirectional ESD protection diode in DSN2 (0201) package, designed for ultra-low-capacitance transient suppression on high-speed signal lines. It features 0.6 pF typical capacitance, 5.0 V stand-off voltage, 12 V clamping voltage at 1 A peak pulse current, <1 ns response time, and IEC61000−4−2 Level 4 (±8 kV contact / ±15 kV air) compliance - enabling robust protection for USB 2.0 high-speed and antenna interfaces.
For engineers reviewing the ESD11N5.0ST5G datasheet, pinout, applications, or equivalent options, key selection criteria include clamping voltage under 12 V at 1 A, sub-1 pF capacitance for minimal signal integrity impact, DSN2 footprint compatibility, and verified IEC61000−4−2 Level 4 performance without board-level derating.
Technical Context
The ESD11N5.0ST5G operates as a bidirectional TVS diode with symmetrical breakdown behavior - VBR ≥5.8 V (min) in both polarities at 1 mA test current. Its low-leakage design delivers ≤1.0 µA reverse current at 5.0 V working voltage, ensuring minimal loading on sensitive analog or RF nodes.
Clamping is achieved via avalanche conduction during ESD transients, with measured VC = 12 V max at IPP = 1 A per IEC61000−4−2 waveform. The device sustains ±8 kV contact ESD events while maintaining stable junction temperature within −40°C to +125°C operating range and meets MSL 1 reflow requirements up to 260°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Stand-off Voltage | 5.0 V - blocks normal operation voltages up to 5 V without leakage or conduction |
| Capacitance | 0.6 pF typ - preserves signal integrity in >480 Mbps USB 2.0 and RF antenna paths |
| Clamping Voltage | 12 V max @ IPP = 1 A - limits transient overvoltage to safe levels for downstream ICs |
| ESD Rating | IEC61000−4−2 Level 4: ±8 kV contact / ±15 kV air - validated system-level pass/fail immunity |
| Response Time | <1 ns - activates before sensitive circuitry experiences damaging voltage overshoot |
| Leakage Current | ≤1.0 µA @ VRWM - avoids DC bias shift or power drain in precision sensor/RF front-end circuits |
| Package | DSN2 (0.6 mm × 0.3 mm, 0.3 mm height) - enables placement on dense high-frequency PCB layouts |
Pinout & Package
DSN2 package: ultra-compact 2-terminal leadless chip-scale package with bottom-side solderable terminals; no polarity marking - bidirectional symmetry confirmed by electrical characterization and schematic symbol.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Terminal 1 | Anode/Cathode (bidirectional) | Shared terminal for symmetrical ESD current path - no fixed anode/cathode designation |
| Terminal 2 | Anode/Cathode (bidirectional) | Paired terminal completing low-inductance transient shunt path across protected line |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low capacitance | 0.6 pF typical enables use on USB 2.0 differential pairs without signal rise-time degradation |
| Bidirectional clamping | Symmetrical VBR ≥5.8 V ensures equal protection against positive/negative ESD strikes |
| Sub-1 ns response | Activates before 1 ns - faster than propagation delay of most high-speed interface traces |
| MSL 1 rating | Qualified for 260°C reflow without preconditioning - supports standard SMT assembly flow |
| Pb-free & RoHS | Fully compliant with environmental directives and compatible with lead-free soldering processes |
Applications
| USB 2.0 High-Speed Interface | Cellular Antenna Feed Line |
|---|---|
Use Scenario: Protecting D+ and D− lines of USB 2.0 ports against user-hand ESD events during cable insertion/removal. IC Role / Device Role: Bidirectional transient voltage suppressor placed directly at connector entry point. Use Value: 0.6 pF capacitance prevents signal distortion at 480 Mbps; 12 V clamping prevents PHY damage during ±8 kV contact discharge. | Use Scenario: Shielding GPS/GSM/LTE antenna feed lines from electrostatic discharge induced by human touch or enclosure friction. IC Role / Device Role: Low-capacitance ESD shunt between RF trace and ground, mounted adjacent to antenna connector. Use Value: Sub-1 pF loading avoids detuning of 700 MHz–2.7 GHz antenna impedance; IEC61000−4−2 Level 4 rating ensures field reliability. |
| HDMI/DVI Data Lines | Automotive Infotainment Display Flex Cables |
Use Scenario: Guarding TMDS clock and data channels in HDMI 1.4 interfaces against ESD during hot-plug events. IC Role / Device Role: Series-connected ESD clamp on each differential pair, placed before EMI filter components. Use Value: 5.0 V stand-off allows full-swing TMDS signaling (±0.4 V to ±0.6 V); 12 V clamping protects receiver input stages from latch-up. | Use Scenario: Protecting LVDS or FPD-Link III video signals routed through thin flex cables connecting head unit to display. IC Role / Device Role: Point-of-entry ESD suppressor on flex cable termination pads on main PCB. Use Value: DSN2 footprint fits tight space constraints near flex connector; −40°C to +125°C rating supports automotive cabin temperature range. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPD2E001DRYR | 0.8 pF capacitance; 14 V clamping @ 1 A; same DSN2 package | Higher clamping voltage reduces margin for 3.3 V logic rails; slightly higher capacitance impacts >500 Mbps links | Prefer ESD11N5.0ST5G when clamping below 12 V is required or for USB 2.0 designs with strict rise-time budgets |
| SP1001-01UTG | 0.3 pF capacitance; 13.5 V clamping @ 1 A; 0201 package but different pad layout (exposed thermal pad) | Lower capacitance benefits mmWave antenna lines; exposed pad requires modified PCB land pattern | Choose ESD11N5.0ST5G for drop-in replacement in existing DSN2 layouts without thermal pad redesign |
Compared with TPD2E001DRYR and SP1001-01UTG, the ESD11N5.0ST5G offers the optimal balance of low clamping (12 V), ultra-low capacitance (0.6 pF), and strict DSN2 mechanical compatibility - making it preferred for space-constrained USB 2.0 and cellular antenna protection where board layout reuse is critical.
Availability
ESD11N5.0ST5G is available at Aetrix Electronics and suitable for USB 2.0 interface protection, cellular antenna feed-line safeguarding, and HDMI TMDS channel ESD hardening requiring stable component supply and consistent parametric performance across production lots.
Supply support for ESD11N5.0ST5G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor manufacturer specializing in energy-efficient power, analog, sensor, and connectivity solutions for automotive, industrial, cloud, medical, and IoT applications.
The ESD11N series is part of onsemi's dedicated ESD protection portfolio, engineered specifically for ultra-low-capacitance, high-frequency signal line protection in mobile, computing, and wireless infrastructure platforms.
FAQ
What is the maximum clamping voltage of the ESD11N5.0ST5G under IEC61000−4−2 conditions?
The ESD11N5.0ST5G has a maximum clamping voltage of 12 V when subjected to a 1 A peak pulse current per the IEC61000−4−2 waveform. This value is measured across the device terminals during standardized ESD testing and ensures downstream ICs remain within safe operating voltage limits during ±8 kV contact discharge events. The ESD11N5.0ST5G maintains this clamping performance consistently across its full operating temperature range.
Does the ESD11N5.0ST5G require polarity-aware PCB layout?
No - the ESD11N5.0ST5G is a bidirectional ESD protection diode with symmetrical electrical characteristics in both directions. Its VBR is ≥5.8 V (min) for both polarities at 1 mA, and its clamping behavior is identical for positive and negative transients. Therefore, the ESD11N5.0ST5G can be placed without orientation constraints on PCBs, simplifying layout and assembly for differential or AC-coupled signal lines.
Can the ESD11N5.0ST5G be used on 5 V logic signal lines?
Yes - the ESD11N5.0ST5G has a 5.0 V stand-off voltage (VRWM), meaning it remains non-conductive under steady-state 5 V operation with leakage ≤1.0 µA. Its 5.8 V minimum breakdown voltage provides sufficient margin above 5 V rail, and its 12 V clamping voltage protects downstream 5 V-tolerant receivers during ESD events. The ESD11N5.0ST5G is therefore well-suited for protecting 5 V GPIO, UART, or SPI lines in portable electronics.
What is the thermal resistance of the ESD11N5.0ST5G, and how does it affect power handling?
The ESD11N5.0ST5G has a junction-to-ambient thermal resistance (RJA) of 400°C/W on FR-5 board. However, due to its intended use in short-duration ESD pulses (<100 ns), thermal mass and transient power dissipation dominate over steady-state heating. Its 250 mW total power dissipation rating applies only to continuous DC conditions - the device safely handles much higher instantaneous power (e.g., 12 V × 1 A = 12 W) during nanosecond-scale ESD events, as confirmed by IEC61000−4−2 Level 4 validation.
Is the ESD11N5.0ST5G compatible with standard 0201 pick-and-place equipment?
Yes - the ESD11N5.0ST5G uses the DSN2 package (0.6 mm × 0.3 mm), which aligns with JEDEC-standard 0201 footprint dimensions. onsemi recommends automated pick-and-place systems with ±0.05 mm placement tolerance and dual-image optical alignment to verify bottom-terminal positioning. The ESD11N5.0ST5G self-aligns during reflow due to solder surface tension, and its MSL 1 rating supports standard Pb-free reflow profiles without baking.
ESD11N5.0ST5G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- 0201 (0603 Metric)
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Zener
- Unidirectional Channels:
- -
- Bidirectional Channels:
- 1
- Voltage - Reverse Standoff (Typ):
- 5V (Max)
- Voltage - Breakdown (Min):
- 5.8V
- Voltage - Clamping (Max) @ Ipp:
- 12V
- Current - Peak Pulse (10/1000µs):
- 1A (8/20µs)
- Power - Peak Pulse:
- -
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- -
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 2-DSN (0.60x0.30)
ESD11N5.0ST5G FAQ
1.How can I place an order for ESD11N5.0ST5G through Aetrix?
Please submit a Request for Quotation (RFQ) for ESD11N5.0ST5G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ESD11N5.0ST5G reliable?
The price and inventory of ESD11N5.0ST5G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ESD11N5.0ST5G is usually 5 days.
3.What payment methods are accepted for ESD11N5.0ST5G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ESD11N5.0ST5G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ESD11N5.0ST5G?
ESD11N5.0ST5G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ESD11N5.0ST5G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ESD11N5.0ST5G?
For technical support, including ESD11N5.0ST5G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ESD11N5.0ST5G requirements.
6.How does Aetrix verify that ESD11N5.0ST5G is sourced from the original manufacturer or authorized distributors?
All ESD11N5.0ST5G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ESD11N5.0ST5G meets industry standards.
7.What is the process for return or replacement of ESD11N5.0ST5G?
All ESD11N5.0ST5G units undergo pre-shipment inspection (PSI). If there is an issue with ESD11N5.0ST5G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ESD11N5.0ST5G part is unused and in its original packaging.
Return procedure for ESD11N5.0ST5G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ESD11N5.0ST5G Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

.jpg)