onsemi ESD5111FCT5G
- Part No.:
- ESD5111FCT5G
- Manufacturer:
- onsemi
- Category:
- TVS Diodes
- Package:
- 2-XFBGA, WLCSP
- Datasheet:
-
ESD5111FCT5G.pdf
- Description:
- TVS DIODE 3.3VWM 6.5VC 2WLCSP
- Quantity:
- Payment:

- Shipping:

Inventory:6,348
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ESD5111FCT5G from onsemi is a bidirectional ESD protection diode in WLCSP2 package, designed for I/O line protection in portable electronics. It features 3.3 V reverse working voltage, ≤5.5 pF junction capacitance at 0 V, 5.5 V clamping voltage at 8 A TLP, ±15 kV IEC 61000−4−2 contact/air ESD rating, and operates from −55 °C to +125 °C - ideal for USB, HDMI, and touchscreen interfaces in smartphones and wearables.
For engineers reviewing the ESD5111FCT5G datasheet, pinout, applications, or equivalent options, key selection criteria include low-capacitance signal integrity preservation, compact 0.6 mm × 0.3 mm footprint, verified IEC Level 4 compliance, and clamping performance under 8 A/16 A TLP stress conditions.
Technical Context
The ESD5111FCT5G implements a silicon avalanche diode structure optimized for fast response (<1 ns) and low dynamic impedance during ESD transients. Its bidirectional configuration provides symmetrical clamping for both positive and negative ESD events without polarity dependence.
It is characterized using Transmission Line Pulse (TLP) testing per ANSI/ESD STM5.5.1 (Z₀ = 50 Ω, tₚ = 100 ns), with clamping voltage measured over 30–60 ns averaging window - directly correlating to real-world IEC 61000−4−2 waveform behavior.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reverse Working Voltage | 3.3 V - maximum continuous DC voltage applied without leakage degradation; sets upper limit for protected signal rail |
| Breakdown Voltage | 3.68–6.5 V - guaranteed turn-on range at 1 mA; ensures reliable triggering before system damage |
| Clamping Voltage (8 A TLP) | 5.5 V - peak voltage seen by protected IC during 8 A transient; critical for sub-5.5 V logic interface survival |
| Junction Capacitance | 5.5 pF max at 0 V, 1 MHz - preserves high-speed signal integrity for USB 2.0 and MIPI D-PHY |
| ESD Rating (IEC 61000−4−2) | ±15 kV contact / ±15 kV air - meets highest industrial immunity requirement for handheld device ports |
| Operating Temperature | −55 °C to +125 °C - supports automotive cabin and industrial edge deployment |
Pinout & Package
ESD5111FCT5G is housed in a 2-terminal WLCSP2 (Wafer-Level Chip-Scale Package) with 0.6 mm × 0.3 mm body and 0.36 mm pitch. The package uses solder bumps for board attachment and is marked with laser-etched device code on top surface.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | I/O Terminal | Bidirectional ESD path between protected signal line and ground; connects to data line (e.g., USB D+, HDMI TMDS+) |
| 2 | GND Terminal | Low-inductance return path to system ground plane; must be routed with minimal loop area for optimal clamping |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low capacitance | 5.5 pF max enables <1% signal distortion on 480 Mbps USB 2.0 lines |
| IEC 61000−4−2 Level 4 compliance | ±15 kV contact/air rating validated per international immunity standard for end-user accessible ports |
| WLCSP2 footprint | 0.6 mm × 0.3 mm size saves >60% board area vs. SOD-323, critical for ultra-thin wearable PCBs |
| Low clamping voltage | 5.5 V at 8 A TLP ensures protected ICs with 3.3 V I/O tolerance remain within safe operating limits |
Applications
| Smartphone USB Interface Protection | Smartwatch Touchscreen ESD Guard |
|---|---|
Use Scenario: Protecting micro-USB or USB-C data lines (D+/D−) from user-handling ESD in pocket or hand-held use. IC Role / Device Role: Bidirectional transient voltage suppressor placed inline between connector and SoC PHY. Use Value: Prevents latch-up or gate oxide damage in 3.3 V USB transceivers while maintaining <480 Mbps data rate integrity via 5.5 pF capacitance. | Use Scenario: Shielding capacitive touch sensor electrodes from finger-contact ESD in curved-glass smartwatch displays. IC Role / Device Role: Low-capacitance shunt diode on each X/Y electrode trace, referenced to common ground plane. Use Value: Enables robust ±15 kV ESD immunity without degrading touch sensitivity or introducing false touches due to parasitic loading. |
| Wireless Earbud Charging Port | AR Glasses HDMI Interface |
Use Scenario: Securing proprietary magnetic charging pins against repeated insertion/removal ESD in compact earbud cases. IC Role / Device Role: Dual-line ESD clamp (one per pin) with shared ground, mounted adjacent to connector pads. Use Value: Maintains <0.5 mm² total footprint per channel while delivering full IEC Level 4 protection for low-voltage 5 V charging rails. | Use Scenario: Safeguarding TMDS+ and TMDS− differential pairs in mini-HDMI connectors of lightweight AR glasses. IC Role / Device Role: One ESD5111FCT5G per differential line, placed immediately after connector to minimize stub length. Use Value: Preserves 1.65 Gbps HDMI 1.4 signal fidelity with <0.1 dB insertion loss up to 800 MHz, confirmed by S21 measurements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ESD5101FCT5G | DSN2 (01005) package: 0.435 mm × 0.23 mm; 5.5 pF capacitance; same electrical specs but smaller footprint | Preferred where board space is more constrained than thermal margin; lower thermal mass may reduce energy handling at extreme pulse repetition | Select ESD5101FCT5G for ultra-dense layouts (e.g., hearing aids); choose ESD5111FCT5G when slightly larger pad design improves manufacturability or thermal dissipation. |
| TPD2E001DRYR | Texas Instruments part in 2-pin X2SON: 0.8 mm × 0.8 mm; 3.5 pF typ; 6.5 V clamping at 8 A; ±15 kV IEC rating | Lower capacitance benefits higher-speed interfaces (e.g., USB 3.0 Gen1), but larger footprint and different land pattern require PCB redesign | Choose TPD2E001DRYR only if sub-4 pF capacitance is mandatory and layout revision is acceptable; ESD5111FCT5G offers better space/capacitance trade-off for 480 Mbps designs. |
Compared with ESD5101FCT5G, ESD5111FCT5G provides greater thermal robustness in the same functional class; versus TPD2E001DRYR, it delivers superior board-area efficiency at the cost of ~2 pF higher capacitance - making it optimal for space-constrained 3.3 V I/O protection where 5.5 pF is acceptable.
Availability
ESD5111FCT5G is available at Aetrix Electronics and suitable for smartphone USB interfaces, smartwatch touchscreen controllers, and wireless earbud charging ports requiring stable component supply across high-mix consumer electronics production.
Supply support for ESD5111FCT5G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient power, analog, sensing, and connectivity solutions for automotive, industrial, cloud, and IoT applications.
The ESD51x1 series was developed specifically for ultra-compact, high-fidelity ESD protection in portable and wearable devices - balancing low capacitance, small footprint, and certified IEC 61000−4−2 Level 4 immunity.
FAQ
What is the package type and dimensions of ESD5111FCT5G?
ESD5111FCT5G uses the WLCSP2 package with mechanical dimensions of 0.6 mm × 0.3 mm and 0.36 mm pitch. It features wafer-level bump interconnects and complies with JEDEC J-STD-020 moisture sensitivity level 1. The package outline is documented as CASE 567AV in onsemi's mechanical drawings.
Does ESD5111FCT5G meet IEC 61000−4−2 Level 4 requirements?
Yes, ESD5111FCT5G is rated for ±15 kV contact discharge and ±15 kV air discharge per IEC 61000−4−2 Level 4. This rating is verified through standardized testing and confirmed in the official datasheet's Maximum Ratings table and Typical Characteristics section (Figures 11–12).
What is the clamping voltage of ESD5111FCT5G at 16 A TLP current?
The clamping voltage of ESD5111FCT5G is 6.5 V at 16 A TLP current (IEC 61000−4−2 Level 2 equivalent). This value is specified in the Electrical Characteristics table and reflects the peak voltage imposed on the protected line during high-energy ESD events, ensuring compatibility with 3.3 V tolerant interfaces.
Can ESD5111FCT5G be used for HDMI or MIPI D-PHY interfaces?
Yes, ESD5111FCT5G is suitable for HDMI and MIPI D-PHY interfaces due to its 5.5 pF typical junction capacitance and verified S21 insertion loss performance up to 800 MHz (Figure 4). Its low capacitance minimizes signal degradation on differential high-speed lines while providing full ±15 kV IEC protection.
Is ESD5111FCT5G RoHS compliant and halogen-free?
Yes, ESD5111FCT5G is Pb-free, halogen-free/BFR-free, and fully RoHS compliant as stated in the Features section of the datasheet. It meets EU Directive 2011/65/EU and satisfies IPC/JEDEC J-STD-609A Class 1 for marking of lead-free products.
ESD5111FCT5G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- 2-XFBGA, WLCSP
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Zener
- Unidirectional Channels:
- -
- Bidirectional Channels:
- 1
- Voltage - Reverse Standoff (Typ):
- 3.3V (Max)
- Voltage - Breakdown (Min):
- 3.68V
- Voltage - Clamping (Max) @ Ipp:
- 6.5V
- Current - Peak Pulse (10/1000µs):
- 16A (100ns)
- Power - Peak Pulse:
- -
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- 5.5pF @ 1MHz
- Operating Temperature:
- -55°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 2-WLCSP (0.6x0.3)
ESD5111FCT5G FAQ
1.How can I place an order for ESD5111FCT5G through Aetrix?
Please submit a Request for Quotation (RFQ) for ESD5111FCT5G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ESD5111FCT5G reliable?
The price and inventory of ESD5111FCT5G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ESD5111FCT5G is usually 5 days.
3.What payment methods are accepted for ESD5111FCT5G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ESD5111FCT5G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ESD5111FCT5G?
ESD5111FCT5G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ESD5111FCT5G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ESD5111FCT5G?
For technical support, including ESD5111FCT5G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ESD5111FCT5G requirements.
6.How does Aetrix verify that ESD5111FCT5G is sourced from the original manufacturer or authorized distributors?
All ESD5111FCT5G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ESD5111FCT5G meets industry standards.
7.What is the process for return or replacement of ESD5111FCT5G?
All ESD5111FCT5G units undergo pre-shipment inspection (PSI). If there is an issue with ESD5111FCT5G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ESD5111FCT5G part is unused and in its original packaging.
Return procedure for ESD5111FCT5G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ESD5111FCT5G Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

