onsemi ESD5382MUT5G
- Part No.:
- ESD5382MUT5G
- Manufacturer:
- onsemi
- Category:
- TVS Diodes
- Package:
- 0201 (0603 Metric)
- Datasheet:
-
ESD5382MUT5G.pdf
- Description:
- TVS DIODE 3VWM 26VC 2X3DFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,409
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ESD5382MUT5G from onsemi is a unidirectional ESD protection diode in X3DFN2 package, featuring 3.0 V working peak reverse voltage, 26.0 V clamping voltage at 1 A IPP, 50 nA max reverse leakage at VRWM, 14.2 V breakdown voltage, and 6 pF typical capacitance. It delivers IEC61000−4−2 Level 4 (±8 kV contact) and IEC61000−4−4 Level 4 EFT protection for high-speed data lines in portable electronics.
For engineers reviewing the ESD5382MUT5G datasheet, pinout, applications, or equivalent options, key selection criteria include clamping voltage under 1 A pulse, sub-7 pF capacitance for USB 2.0/MIPI compatibility, low leakage for battery-critical interfaces, and validated ±8 kV ESD robustness per IEC61000−4−2.
Technical Context
This unidirectional TVS diode operates with cathode-anode polarity and is optimized for signal-line protection where low capacitive loading and fast transient response (<1 ns) are critical. Its 6 pF capacitance and 26.0 V clamping voltage at 1 A support high-speed interfaces without signal integrity degradation.
The device meets MSL 1 reflow requirements (260°C peak, 10 s), has 0.60 mm × 0.30 mm body outline and 0.3 mm height, and is Pb-free, halogen-free, and RoHS compliant - enabling use in space-constrained, environmentally regulated portable designs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VRWM | 3.0 V - Maximum continuous reverse operating voltage before conduction begins; sets upper limit for protected line DC bias. |
| VC @ IPP = 1 A | 26.0 V - Clamping voltage during 8 kV ESD event; limits transient overvoltage seen by downstream ICs. |
| C @ 0 V | 6 pF - Low signal-line capacitance preserves bandwidth for USB 2.0, HDMI, MIPI D-PHY, and audio paths. |
| IR @ VRWM | 50 nA - Ultra-low leakage minimizes standby current drain in battery-powered systems. |
| VBR @ IT = 1 mA | 14.2 V - Breakdown threshold ensures reliable turn-on during ESD transients while avoiding false triggering. |
| IEC61000−4−2 Level | Level 4 (±8 kV contact) - Certified immunity to worst-case human-body-model ESD events in handheld devices. |
Pinout & Package
X3DFN2 package (Case 152AF): 0.60 mm × 0.30 mm body, 0.3 mm height, 0.35 mm pitch, MSL 1, Pb-free, RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Cathode | Connected to system ground or low-impedance return path; carries ESD current to GND during positive transients. |
| 2 | Anode | Connected to protected signal line; blocks DC above VRWM but conducts during negative ESD events. |
Key Features
| Feature | Design Value |
|---|---|
| Low clamping voltage | 26.0 V at 1 A IPP ensures downstream ICs experience minimal overvoltage stress during ±8 kV ESD strikes. |
| Ultra-low capacitance | 6 pF enables integration on high-speed differential pairs (e.g., USB 2.0 D+/D−) without signal rise-time degradation. |
| Sub-millimeter footprint | 0.60 mm × 0.30 mm outline saves PCB area in multi-port smartphones, wearables, and compact IoT sensors. |
| Fast response time | <1 ns reaction enables suppression before transient energy couples into sensitive analog or RF circuitry. |
Applications
| USB 2.0 Data Lines | MIPI D-PHY Interfaces |
|---|---|
Use Scenario: Protecting D+ and D− lines in smartphone USB ports against repeated ±8 kV contact ESD events. IC Role / Device Role / Timing Role: Unidirectional shunt clamp placed between signal line and ground, activated only during overvoltage transients. Use Value: 6 pF capacitance avoids USB 2.0 eye-diagram distortion; 26.0 V clamping prevents PHY damage while maintaining VBUS isolation. | Use Scenario: Shielding camera sensor interface traces in mobile devices from ESD coupling during board handling and flex-cable mating. IC Role / Device Role / Timing Role: Signal-line TVS diode mounted adjacent to connector, providing localized transient suppression before noise enters image signal processor. Use Value: 0.3 mm height allows placement under shield cans; 50 nA leakage preserves sleep-mode current budget in always-on imaging subsystems. |
| Audible Click Suppression | Touchscreen Controller I/O |
Use Scenario: Preventing audible "pop" noise in headphone amplifiers caused by ESD-induced rail disturbance on audio codec outputs. IC Role / Device Role / Timing Role: Low-capacitance clamp on line-out paths, limiting transient slew rate without attenuating 20 Hz–20 kHz audio band. Use Value: 26.0 V clamping avoids amplifier latch-up; 6 pF ensures flat frequency response up to 100 MHz for clean transient edge control. | Use Scenario: Safeguarding I²C SDA/SCL lines connecting display driver IC to touchscreen controller against ESD from stylus or finger contact. IC Role / Device Role / Timing Role: Bidirectional protection not required - unidirectional ESD5382MUT5G used with pull-up resistors to 1.8 V or 3.3 V rails. Use Value: 3.0 V VRWM matches common I²C logic levels; 50 nA leakage prevents bus voltage droop during idle states. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ESD5381MUT5G | Lower clamping voltage (10.5 V @ 1 A), higher capacitance (12 pF), same VRWM (3.0 V) and package. | Better for ultra-sensitive analog inputs where clamping <11 V is mandatory; less suitable for >480 Mbps data lines due to higher C. | Select ESD5381MUT5G when clamping voltage priority outweighs bandwidth; choose ESD5382MUT5G for high-speed digital interfaces requiring ≤6 pF. |
| TPD2E001DRYR | Bi-directional, 10 pF, 12 V clamping @ 1 A, same X2SON package (0.8 mm × 0.8 mm), higher VRWM (5.5 V). | Required for AC-coupled or bipolar signal lines (e.g., HDMI, Ethernet); larger footprint may limit routing density. | Use TPD2E001DRYR for bidirectional protection needs; ESD5382MUT5G remains optimal for unidirectional, space-constrained, low-C applications. |
Compared with ESD5381MUT5G and TPD2E001DRYR, ESD5382MUT5G uniquely balances ultra-low capacitance (6 pF), moderate clamping (26.0 V), and minimal footprint (0.60 × 0.30 mm), making it the preferred choice for high-density USB/MIPI protection where signal integrity and board area are co-constrained.
Availability
ESD5382MUT5G is available at Aetrix Electronics and suitable for USB 2.0 interface protection, MIPI D-PHY safeguarding, and touchscreen I/O hardening requiring stable component supply across consumer electronics production ramps.
Supply support for ESD5382MUT5G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power, analog, sensor, and connectivity solutions for automotive, industrial, cloud, and consumer markets.
The ESD5381 Series - including ESD5382MUT5G - was designed specifically for board-level ESD protection of high-speed, low-voltage signal lines in portable electronics, emphasizing minimal capacitance, precise clamping, and ultra-compact packaging.
FAQ
What is the clamping voltage of ESD5382MUT5G and how is it measured?
The ESD5382MUT5G has a maximum clamping voltage of 26.0 V at 1 A peak pulse current (IPP), measured per IEC61000−4−2 waveform using oscilloscope screenshots of the voltage across the device during an 8 kV contact discharge event. This value reflects actual transient suppression performance under standardized ESD test conditions, not theoretical or simulated data. The measurement is documented in Figure 4 of the official datasheet for ESD5382MUT5G.
Is ESD5382MUT5G unidirectional or bidirectional, and how does that affect its circuit placement?
ESD5382MUT5G is a unidirectional ESD protection diode, with Pin 1 as cathode and Pin 2 as anode. It must be placed with the cathode tied to ground and the anode connected to the protected signal line. This configuration provides protection only against positive transients on the line and negative transients referenced to ground - making it ideal for DC-biased interfaces like USB 2.0 or I²C with pull-up resistors. The unidirectional architecture enables lower capacitance (6 pF) versus bidirectional alternatives.
What is the package type and dimensions of ESD5382MUT5G?
ESD5382MUT5G uses the X3DFN2 package (Case 152AF), measuring 0.60 mm × 0.30 mm in footprint and 0.3 mm in height, with 0.35 mm pin pitch. It complies with MSL 1 moisture sensitivity level and supports lead-free reflow up to 260°C for 10 seconds. This ultra-small outline is specified in the mechanical drawings of the ESD5381 Series datasheet and verified in the "PACKAGE DIMENSIONS" section on page 4.
Does ESD5382MUT5G meet IEC61000−4−2 Level 4 ESD immunity?
Yes, ESD5382MUT5G is rated for IEC61000−4−2 Level 4 ESD protection: ±8 kV contact discharge and ±15 kV air discharge. This rating is explicitly stated in the "Specification Features" section and confirmed in the "ELECTRICAL CHARACTERISTICS" table, where Figures 3 and 4 show oscilloscope waveforms for positive and negative 8 kV contact discharges. Compliance is inherent to the device's design and does not require external components.
What is the maximum reverse leakage current for ESD5382MUT5G at its working voltage?
The maximum reverse leakage current (IR) for ESD5382MUT5G is 50 nA at its working peak reverse voltage (VRWM) of 3.0 V, measured at TA = 25°C. This ultra-low leakage is critical for preserving battery life in always-on portable devices and preventing signal-line voltage droop in high-impedance interfaces. The value is specified in the Electrical Characteristics table on page 2 of the ESD5381 Series datasheet under the ESD5382MUT5G row.
ESD5382MUT5G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- 0201 (0603 Metric)
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Zener
- Unidirectional Channels:
- 1
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 3V (Max)
- Voltage - Breakdown (Min):
- 14.2V
- Voltage - Clamping (Max) @ Ipp:
- 26V
- Current - Peak Pulse (10/1000µs):
- 1A (8/20µs)
- Power - Peak Pulse:
- -
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- -
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 2-X3DFN (0.6x0.3) (0201)
ESD5382MUT5G FAQ
1.How can I place an order for ESD5382MUT5G through Aetrix?
Please submit a Request for Quotation (RFQ) for ESD5382MUT5G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ESD5382MUT5G reliable?
The price and inventory of ESD5382MUT5G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ESD5382MUT5G is usually 5 days.
3.What payment methods are accepted for ESD5382MUT5G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ESD5382MUT5G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ESD5382MUT5G?
ESD5382MUT5G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ESD5382MUT5G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ESD5382MUT5G?
For technical support, including ESD5382MUT5G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ESD5382MUT5G requirements.
6.How does Aetrix verify that ESD5382MUT5G is sourced from the original manufacturer or authorized distributors?
All ESD5382MUT5G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ESD5382MUT5G meets industry standards.
7.What is the process for return or replacement of ESD5382MUT5G?
All ESD5382MUT5G units undergo pre-shipment inspection (PSI). If there is an issue with ESD5382MUT5G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ESD5382MUT5G part is unused and in its original packaging.
Return procedure for ESD5382MUT5G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ESD5382MUT5G Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

