My Inquiry
My Account
onsemi ESD7C3.3DT5G
- Part No.:
- ESD7C3.3DT5G
- Manufacturer:
- onsemi
- Category:
- TVS Diodes
- Package:
- SOT-723
- Datasheet:
-
ESD7C3.3DT5G.pdf
- Description:
- TVS DIODE 3.3VWM SOT723
- Quantity:
- Payment:
- Shipping:
Inventory:28,837
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ESD7C3.3DT5G from onsemi is a unidirectional ESD protection diode in SOT-723 package, featuring 3.3 V working peak reverse voltage, 12–13 pF capacitance at 0 V/1 MHz, <1 ns response time, and IEC61000-4-2 Level 4 (±8 kV contact) compliance. It protects high-speed data lines in space-constrained portable electronics such as USB 2.0 interfaces and smartphone camera modules.
For engineers reviewing the ESD7C3.3DT5G datasheet, pinout, applications, or equivalent options, key selection criteria include clamping voltage under IEC61000-4-2 pulse, low capacitance for signal integrity, stand-off voltage matching I/O rail voltage, and SOT-723 footprint compatibility with high-density PCB layouts.
Technical Context
This device operates as a unidirectional transient voltage suppressor, conducting only during negative transients relative to its anode-cathode polarity. Its clamping behavior is defined by the IEC61000-4-2 8 kV contact discharge waveform, with VC ≤ 13 V at IPP per specification.
The SOT-723 package enables placement directly at I/O connectors or IC pins, minimizing parasitic inductance. With 0.5 mm body height and 1.20 mm × 0.80 mm footprint, it supports automated assembly and meets MSL 1 reflow requirements up to 260 °C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Working Peak Reverse Voltage (VRWM) | 3.3 V - Matches 3.3 V I/O rails without leakage-induced logic errors |
| Clamping Voltage (VC) | ≤13 V @ IEC61000-4-2 8 kV contact - Limits voltage seen by protected IC during ESD event |
| Capacitance (C) | 12–13 pF @ 0 V, 1 MHz - Preserves signal integrity on USB 2.0 and SDIO lines |
| Response Time | <1 ns - Engages before ESD energy couples into sensitive circuitry |
| ESD Rating | IEC61000-4-2 Level 4 (±8 kV contact, ±15 kV air) - Meets industrial and consumer immunity standards |
| Leakage Current (IR) | 1.0 µA max @ VRWM - Prevents battery drain in always-on portable circuits |
| Package | SOT-723 (Case 631AA), 1.20 mm × 0.80 mm × 0.50 mm - Enables ultra-compact layout near high-speed I/O |
Pinout & Package
SOT-723 (Case 631AA) is a 3-pin, surface-mount, leadless package with 0.40 mm pitch, void-free thermosetting plastic body, matte tin lead finish, and MSL 1 rating. Body dimensions: 1.20 mm × 0.80 mm × 0.50 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Cathode | Connected to protected line; conducts ESD current to ground when line voltage drops below cathode reference |
| 2 | Cathode | Second cathode terminal - enables dual-cathode configuration for bidirectional layout flexibility in unidirectional device |
| 3 | Anode | Connected to system ground; completes conduction path during negative ESD transients |
Key Features
| Feature | Design Value |
|---|---|
| Low Capacitance | 12–13 pF enables use on 480 Mbps USB 2.0 differential pairs without measurable eye degradation |
| IEC61000-4-2 Level 4 Compliance | Validated ±8 kV contact discharge performance ensures pass/fail reliability in end-equipment certification testing |
| Ultra-Small Footprint | 1.20 mm × 0.80 mm area reduces PCB real estate by >50% vs. SOD-523 equivalents |
| Pb-Free & RoHS Compliant | 100% matte Sn finish and UL 94 V-0 epoxy support lead-free manufacturing and environmental compliance |
Applications
| USB 2.0 Data Lines | Smartphone Camera Interface (MIPI CSI-2) |
|---|---|
Use Scenario: Protecting D+ and D− lines of USB 2.0 ports against user-handling ESD events in handheld devices. IC Role / Device Role: Unidirectional shunt clamp placed between data line and ground, triggered only on negative transients. Use Value: 12–13 pF capacitance avoids signal rise-time degradation; 13 V clamping prevents damage to USB transceiver ESD structures. | Use Scenario: Safeguarding MIPI CSI-2 differential clock and data lanes in mobile camera modules exposed to frequent plug/unplug cycles. IC Role / Device Role: Point-of-entry protection diode mounted adjacent to connector, routing ESD current away from image sensor and baseband IC. Use Value: Sub-1 ns response ensures clamping occurs before transients propagate across 100+ mm flex cables; SOT-723 allows placement within 2 mm of connector pad. |
| SD Card Interface | Industrial HMI Touchscreen Data Lines |
Use Scenario: Shielding SDIO command, clock, and data lines in embedded systems where hot-plug insertion generates ESD stress. IC Role / Device Role: Rail-to-rail clamp referenced to 3.3 V supply, with cathodes tied to signal lines and anode to ground. Use Value: 3.3 V VRWM precisely matches SDIO bus voltage, minimizing standby leakage while maintaining margin above VDD. | Use Scenario: Protecting I²C or SPI communication lines between touchscreen controller and host MCU in factory-floor HMIs subject to operator ESD. IC Role / Device Role: Low-leakage (1 µA max) unidirectional clamp preserving bus pull-up integrity during idle states. Use Value: Ultra-low IR prevents false I²C ACK/NACK due to voltage droop; compact size fits tight spacing between touch controller and display FPC connector. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ESD7L3.3DT5G | Lower capacitance (5.5 pF typ), same VRWM (3.3 V), but higher clamping voltage (15 V max) | Better suited for >480 Mbps interfaces (e.g., USB 3.0 Gen 1) where lower C is critical and higher VC is acceptable | Select ESD7L3.3DT5G when signal bandwidth exceeds 200 MHz and clamping voltage margin permits |
| TPD2E001DRYR | Bi-directional, 12 pF, 3.6 V VRWM, 12 V VC, SOT-553 package (1.6 mm × 1.6 mm) | Supports AC-coupled or bidirectional lines (e.g., HDMI DDC, I²C), but larger footprint and higher leakage (5 µA) | Choose TPD2E001DRYR only if bidirectional protection is required and board space allows 2.5× larger package |
Compared with ESD7C3.3DT5G, ESD7L3.3DT5G trades lower capacitance for higher clamping voltage and is optimal for ultra-high-speed lines, while TPD2E001DRYR offers bidirectional capability at the cost of larger size and higher leakage-neither is pin-compatible, and both require layout revision.
Availability
ESD7C3.3DT5G is available at Aetrix Electronics and suitable for USB 2.0 interface protection, smartphone camera module design, and industrial HMI touchscreen implementations requiring stable component supply and long-term production continuity.
Supply support for ESD7C3.3DT5G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The ESD7C series targets space-constrained portable electronics, providing robust IEC61000-4-2 Level 4 ESD protection with minimal capacitive loading on high-speed digital interfaces.
FAQ
What is the maximum clamping voltage of ESD7C3.3DT5G under IEC61000-4-2 testing?
The ESD7C3.3DT5G has a maximum clamping voltage (VC) of 13 V when subjected to an 8 kV contact discharge per IEC61000-4-2 Level 4. This value is measured across the device terminals during the peak of the ESD current pulse and ensures downstream ICs experience limited overvoltage stress. The clamping performance is validated using oscilloscope waveforms shown in Figures 1 and 2 of the official onsemi datasheet for ESD7C3.3DT5G.
Is ESD7C3.3DT5G suitable for protecting bidirectional data lines like I²C?
No, ESD7C3.3DT5G is a unidirectional diode and only clamps negative transients relative to its anode (pin 3). For bidirectional lines such as I²C, where both positive and negative ESD events occur on the same net, a bi-directional device like TPD2E001DRYR is required. Using ESD7C3.3DT5G on I²C would leave the line unprotected against positive transients, risking IC damage. Always verify polarity alignment before placing ESD7C3.3DT5G in circuit.
What is the thermal resistance and power derating behavior of ESD7C3.3DT5G?
ESD7C3.3DT5G has a junction-to-ambient thermal resistance (RJA) of 525 °C/W on FR-5 board, with 240 mW maximum power dissipation at 25 °C ambient. Power must be derated linearly at 1.9 mW/°C above 25 °C. This derating applies only during sustained overvoltage conditions-not during transient ESD events, which are handled by the device's non-thermal avalanche mechanism. The SOT-723 package limits continuous power handling but is optimized for short-duration ESD pulses.
Does ESD7C3.3DT5G meet automotive qualification standards?
The standard ESD7C3.3DT5G is not AEC-Q101 qualified; however, the SZESD7C3.3DT5G variant carries the SZ prefix and is AEC-Q101 qualified and PPAP capable. Both share identical electrical specs and SOT-723 packaging, but only the SZ-prefixed version undergoes automotive-grade stress testing and process controls. For automotive infotainment or ADAS subsystems, specify SZESD7C3.3DT5G to ensure compliance with automotive reliability requirements.
How does the dual-cathode pin configuration (pins 1 and 2) function in ESD7C3.3DT5G?
The dual-cathode configuration (pins 1 and 2 both labeled "CATHODE") in ESD7C3.3DT5G provides layout flexibility: it allows either pin to serve as the signal connection point while maintaining identical electrical behavior. This simplifies routing in dense layouts-engineers may tie one cathode to the protected line and leave the other floating, or parallel both cathodes to reduce bond wire inductance. Pin 3 (ANODE) must always connect to ground. The configuration does not enable bidirectional operation.
ESD7C3.3DT5G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- SOT-723
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- 2
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 3.3V (Max)
- Voltage - Breakdown (Min):
- 5V
- Voltage - Clamping (Max) @ Ipp:
- -
- Current - Peak Pulse (10/1000µs):
- -
- Power - Peak Pulse:
- -
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- 13pF @ 1MHz
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-723
ESD7C3.3DT5G FAQ
1.How can I place an order for ESD7C3.3DT5G through Aetrix?
Please submit a Request for Quotation (RFQ) for ESD7C3.3DT5G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ESD7C3.3DT5G reliable?
The price and inventory of ESD7C3.3DT5G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ESD7C3.3DT5G is usually 5 days.
3.What payment methods are accepted for ESD7C3.3DT5G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ESD7C3.3DT5G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ESD7C3.3DT5G?
ESD7C3.3DT5G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ESD7C3.3DT5G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ESD7C3.3DT5G?
For technical support, including ESD7C3.3DT5G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ESD7C3.3DT5G requirements.
6.How does Aetrix verify that ESD7C3.3DT5G is sourced from the original manufacturer or authorized distributors?
All ESD7C3.3DT5G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ESD7C3.3DT5G meets industry standards.
7.What is the process for return or replacement of ESD7C3.3DT5G?
All ESD7C3.3DT5G units undergo pre-shipment inspection (PSI). If there is an issue with ESD7C3.3DT5G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ESD7C3.3DT5G part is unused and in its original packaging.
Return procedure for ESD7C3.3DT5G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ESD7C3.3DT5G Tags
-
ESD9B5.0ST5G
onsemi
-
DESD3V3E1BL-7B
Diodes Incorporated
-
ESD5Z3.3T1G
onsemi
-
D5V0H1B2LP-7B
Diodes Incorporated
-
D5V0P1B2LP-7B
Diodes Incorporated
-
DESD5V0U1BA-7
Diodes Incorporated
-
ESD5Z5.0T1G
onsemi
-
DESD5V0U1BB-7
Diodes Incorporated
-
D12V0L1B2LP-7B
Diodes Incorporated
-
PESD2V0Y1BSFYL
Nexperia USA Inc.
-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage
-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
