onsemi ESD7C5.0DT5G
- Part No.:
- ESD7C5.0DT5G
- Manufacturer:
- onsemi
- Category:
- TVS Diodes
- Package:
- SOT-723
- Datasheet:
-
ESD7C5.0DT5G.pdf
- Description:
- TVS DIODE 5VWM SOT723
- Quantity:
- Payment:

- Shipping:

Inventory:109,324
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ESD7C5.0DT5G from onsemi is a unidirectional ESD protection diode designed for I/O line protection in space-constrained portable electronics. It features a 5.0 V working peak reverse voltage (VRWM), 6.2 pF typical capacitance at 0 V, clamping voltage ≤11 V at 1 A IPP, <1 ns response time, and IEC61000−4−2 Level 4 (±8 kV contact) compliance - enabling robust transient suppression in high-speed data lines such as USB 2.0 and HDMI interfaces.
For engineers reviewing the ESD7C5.0DT5G datasheet, pinout, applications, or equivalent options, key selection criteria include clamping performance under IEC61000−4−2 stress, low signal-line capacitance for minimal data integrity impact, SOT−723 footprint compatibility, and AEC−Q101 qualification for automotive infotainment and telematics designs.
Technical Context
This device operates as a unidirectional transient voltage suppressor with cathode-anode polarity configuration. Its clamping behavior is defined per IEC61000−4−2 waveform (8 kV contact discharge), delivering ≤11 V clamping at 1 A peak pulse current while maintaining sub-1 ns response and 0.5 µA max reverse leakage at VRWM.
The SOT−723 package enables integration into high-density PCB layouts with 1.20 mm × 0.80 mm footprint and 0.50 mm height. It is Pb-free, RoHS-compliant, MSL 1 rated, and qualified to AEC−Q101 for automotive-grade reliability.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VRWM | 5.0 V - Maximum continuous reverse operating voltage before conduction begins; sets upper limit for protected signal swing. |
| VC @ IPP = 1 A | ≤11 V - Clamped voltage during IEC61000−4−2 event; limits stress on downstream ICs like USB transceivers. |
| C @ 0 V, 1 MHz | 6.2 pF (typ) - Low capacitance preserves signal integrity on high-speed lines up to ~500 Mbps. |
| IR @ VRWM | 0.5 µA max - Minimal leakage avoids DC loading of bias-sensitive analog or reference inputs. |
| ESD Rating | IEC61000−4−2 Level 4 (±8 kV contact, ±15 kV air) - Certified system-level ESD immunity for end-product compliance. |
| Response Time | <1 ns - Fast turn-on ensures protection activation before transient energy couples into sensitive circuitry. |
| Package | SOT−723 (Case 631AA) - 1.20 mm × 0.80 mm × 0.50 mm footprint supports ultra-compact layout in smartphones and wearables. |
Pinout & Package
SOT−723 package: 3-terminal surface-mount device with 0.40 mm pitch, 1.20 mm × 0.80 mm body, and 0.50 mm max height. Molded thermosetting plastic case meets UL 94 V−0; matte tin lead finish; MSL 1 rated; reflow compatible up to 260 °C.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Cathode | Connected to protected line (e.g., USB D+); conducts during positive ESD transients to ground. |
| 2 | Cathode | Shared cathode node; enables dual-cathode configuration for bidirectional protection when paired with another diode. |
| 3 | Anode | Connected to system ground; completes conduction path during ESD events; must be low-inductance ground return. |
Key Features
| Feature | Design Value |
|---|---|
| Low Capacitance | 6.2 pF typical - Enables use on USB 2.0, HDMI, and MIPI D-PHY without signal degradation or timing skew. |
| IEC61000−4−2 Level 4 Compliance | ±8 kV contact discharge - Meets stringent ESD immunity requirements for consumer and automotive end-equipment certification. |
| AEC−Q101 Qualification | Qualified for automotive applications - Validated for temperature cycling, HTRB, and ESD stress per AEC−Q101 Rev G. |
| Ultra-Small Footprint | SOT−723 (1.20 mm × 0.80 mm) - Reduces PCB area by >50% vs. SOT−23, critical for multi-port mobile devices. |
| Pb-Free & RoHS Compliant | 100% matte Sn lead finish - Supports global environmental compliance and lead-free assembly processes. |
Applications
| USB 2.0 Interface Protection | HDMI Signal Line Protection |
|---|---|
Use Scenario: Protecting D+ and D− lines in smartphone USB ports against user-handling ESD events. IC Role / Device Role / Timing Role: Unidirectional clamping diode placed between connector and USB transceiver IC. Use Value: 6.2 pF capacitance avoids eye diagram distortion; ≤11 V clamping prevents latch-up or damage to PHY layer. | Use Scenario: Shielding TMDS clock and data channels in portable media players from cable-discharge ESD. IC Role / Device Role / Timing Role: Point-of-entry ESD suppressor on each differential pair, grounded via shortest possible trace. Use Value: Sub-1 ns response ensures clamping before HDMI receiver input stages experience overvoltage stress. |
| Automotive Infotainment Display Port | Industrial Sensor Interface Protection |
Use Scenario: Safeguarding LVDS or FPD-Link II video data lanes in automotive head units exposed to cabin ESD. IC Role / Device Role / Timing Role: High-reliability ESD clamp on display interface lines, qualified per AEC−Q101. Use Value: AEC−Q101 qualification ensures operation across −40 °C to +125 °C junction temperature range. | Use Scenario: Protecting analog sensor outputs (e.g., pressure, temperature) in factory automation modules. IC Role / Device Role / Timing Role: Low-leakage (0.5 µA max) shunt protector on 0–5 V output lines connected to ADC inputs. Use Value: Minimal reverse leakage avoids measurement offset errors in precision 16-bit sensor signal chains. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ESD7L5.0DT5G | Lower capacitance (3.5 pF typ), same VRWM (5.0 V), lower clamping (≤9.5 V @ 1 A), SOT−723 package. | Better suited for >1 Gbps interfaces (e.g., USB 3.0 Gen 1, PCIe Gen 1) where capacitance budget is tighter. | Select ESD7L5.0DT5G when signal bandwidth exceeds 500 MHz and clamping voltage margin allows. |
| TPD2E001DRYR | Bidirectional, 5.5 V VRWM, 12 pF typ, SOT−553 package, ±8 kV IEC61000−4−2, no AEC−Q101 rating. | Used in non-automotive consumer devices requiring bidirectional protection on single-ended lines like audio jacks. | Choose TPD2E001DRYR only for cost-sensitive, non-automotive, bidirectional use cases - not drop-in compatible due to polarity and qualification differences. |
Compared with ESD7C5.0DT5G, ESD7L5.0DT5G offers superior high-frequency performance but narrower voltage margin, while TPD2E001DRYR provides bidirectional capability at the expense of higher capacitance and no automotive qualification - making ESD7C5.0DT5G the optimal balance of size, clamping, and AEC−Q101 compliance for compact unidirectional I/O protection.
Availability
ESD7C5.0DT5G is available at Aetrix Electronics and suitable for USB 2.0 interface protection, automotive infotainment displays, and industrial sensor signal conditioning requiring stable component supply and long-term lifecycle support.
Supply support for ESD7C5.0DT5G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, sensors, and logic solutions for automotive, industrial, cloud, and consumer markets.
The ESD7C Series is engineered specifically for board-level ESD protection in ultra-compact portable and automotive electronics, emphasizing low capacitance, fast response, and AEC−Q101 reliability in sub-1 mm² packages.
FAQ
What is the maximum clamping voltage of ESD7C5.0DT5G under IEC61000−4−2 testing?
The ESD7C5.0DT5G exhibits a maximum clamping voltage of 11 V when subjected to an 8 kV contact discharge per IEC61000−4−2 Level 4. This value is measured at 1 A peak pulse current and reflects the voltage seen by the protected IC during the transient event. The clamping performance is validated using oscilloscope waveforms per onsemi Application Note AND8307/D, ensuring repeatable characterization across production lots. ESD7C5.0DT5G maintains this clamping level across its full operating temperature range.
Is ESD7C5.0DT5G suitable for protecting high-speed USB 2.0 data lines?
Yes, ESD7C5.0DT5G is specifically optimized for USB 2.0 protection with a typical capacitance of 6.2 pF at 0 V and 1 MHz. This low capacitance minimizes signal rise-time degradation and jitter, preserving eye diagram integrity up to 480 Mbps. Its unidirectional configuration matches the DC bias requirements of USB D+/D− lines, and its 5.0 V VRWM aligns with standard USB voltage rails. ESD7C5.0DT5G has been validated in reference designs for smartphone USB ports and docking stations.
Does ESD7C5.0DT5G meet automotive qualification standards?
Yes, ESD7C5.0DT5G is AEC−Q101 qualified and PPAP capable, confirming its suitability for automotive applications including infotainment, telematics, and ADAS sensor interfaces. The qualification covers temperature cycling, high-temperature reverse bias (HTRB), and ESD stress testing per Rev G requirements. While the base part number does not include the "SZ" prefix, it shares identical die and qualification data with the SZESD7C5.0DT5G variant, and both are manufactured on the same qualified process flow.
What is the pin configuration and polarity of ESD7C5.0DT5G?
ESD7C5.0DT5G uses a unidirectional SOT−723 package with pin 1 = Cathode, pin 2 = Cathode, pin 3 = Anode. This dual-cathode configuration allows flexible placement - either cathode tied to the protected line and anode to ground, or used in conjunction with a second diode for enhanced protection schemes. Polarity must be observed during layout; reverse connection renders the device ineffective. The marking code "L4" appears on the top surface per the datasheet marking diagram.
Can ESD7C5.0DT5G replace older ESD protection devices like PGB1010603?
No, ESD7C5.0DT5G is not a direct replacement for PGB1010603 due to fundamental differences in package (SOT−723 vs. 0201), capacitance (6.2 pF vs. ~15 pF), and clamping behavior. While both provide IEC61000−4−2 Level 4 protection, the PGB1010603 is bidirectional and lacks AEC−Q101 qualification. Replacing it with ESD7C5.0DT5G requires PCB layout revision to accommodate the SOT−723 footprint and verify unidirectional biasing. ESD7C5.0DT5G should be selected based on its own validated performance, not as a drop-in substitute.
ESD7C5.0DT5G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- SOT-723
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- 2
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 5V (Max)
- Voltage - Breakdown (Min):
- 11V
- Voltage - Clamping (Max) @ Ipp:
- -
- Current - Peak Pulse (10/1000µs):
- -
- Power - Peak Pulse:
- -
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- 6.2pF @ 1MHz
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-723
ESD7C5.0DT5G FAQ
1.How can I place an order for ESD7C5.0DT5G through Aetrix?
Please submit a Request for Quotation (RFQ) for ESD7C5.0DT5G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ESD7C5.0DT5G reliable?
The price and inventory of ESD7C5.0DT5G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ESD7C5.0DT5G is usually 5 days.
3.What payment methods are accepted for ESD7C5.0DT5G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ESD7C5.0DT5G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ESD7C5.0DT5G?
ESD7C5.0DT5G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ESD7C5.0DT5G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ESD7C5.0DT5G?
For technical support, including ESD7C5.0DT5G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ESD7C5.0DT5G requirements.
6.How does Aetrix verify that ESD7C5.0DT5G is sourced from the original manufacturer or authorized distributors?
All ESD7C5.0DT5G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ESD7C5.0DT5G meets industry standards.
7.What is the process for return or replacement of ESD7C5.0DT5G?
All ESD7C5.0DT5G units undergo pre-shipment inspection (PSI). If there is an issue with ESD7C5.0DT5G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ESD7C5.0DT5G part is unused and in its original packaging.
Return procedure for ESD7C5.0DT5G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ESD7C5.0DT5G Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

