onsemi ESD7L5.0DT5G
- Part No.:
- ESD7L5.0DT5G
- Manufacturer:
- onsemi
- Category:
- TVS Diodes
- Package:
- SOT-723
- Datasheet:
-
ESD7L5.0DT5G.pdf
- Description:
- TVS DIODE 5VWM 10.4VC SOT723
- Quantity:
- Payment:

- Shipping:

Inventory:13,816
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ESD7L5.0DT5G from onsemi is an ultra-low-capacitance unidirectional ESD protection diode designed for high-speed signal line protection in space-constrained applications. It features 0.5 pF typical capacitance, 5.0 V stand-off voltage, 10.4 V clamping voltage at 1 A, <1.0 ns response time, and IEC 61000-4-2 Level 4 (±10 kV contact) compliance - enabling robust protection of USB 2.0 high-speed and antenna interfaces without signal degradation.
For engineers reviewing the ESD7L5.0DT5G datasheet, pinout, applications, or equivalent options, key selection criteria include ultra-low capacitance for RF/analog integrity, bi-directional configuration capability (0.25 pF effective), low leakage (<1.0 µA), SOT-723 package footprint (1.20 mm × 1.20 mm), and AEC-Q101 qualification for automotive-grade reliability.
Technical Context
The ESD7L5.0DT5G implements a dual-cathode, single-anode unidirectional TVS structure in a three-terminal SOT-723 package, supporting either two independent uni-directional lines or one bi-directional line via shared cathodes. Its clamping behavior is characterized by a 5.4 V minimum breakdown voltage at 1 mA and 10.4 V maximum clamping voltage under 1 A IEC 61000-4-2 surge current.
Designed for signal integrity preservation, it achieves 0.5 pF capacitance between each cathode and anode (pin1–pin3, pin2–pin3) and 0.25 pF effective capacitance across cathodes (pin1–pin2) in bi-directional mode. The device operates across −55 °C to +150 °C junction temperature and meets MSL 1 reflow requirements up to 260 °C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Capacitance | 0.5 pF typical (uni-directional, pin-to-pin); preserves signal integrity on USB 2.0/antenna lines |
| Stand-off Voltage | 5.0 V - blocks normal operating signals while triggering only during ESD transients |
| Clamping Voltage | 10.4 V max @ 1 A - limits IC stress to safe levels during ±10 kV IEC 61000-4-2 events |
| Leakage Current | <1.0 µA @ 5.0 V - avoids DC loading on sensitive analog/radio front-end circuits |
| Response Time | <1.0 ns - activates before transient energy couples into protected ICs |
| ESD Rating | IEC 61000-4-2 Level 4: ±10 kV contact - certified system-level immunity |
| Package | SOT-723 (1.20 mm × 1.20 mm × 0.50 mm) - enables ultra-dense PCB layouts |
Pinout & Package
SOT-723 (Case 631AA) is a Pb-free, surface-mount package with 0.40 mm pitch, 1.20 mm × 1.20 mm body, and 0.50 mm height. Void-free thermoset epoxy meets UL 94 V-0; matte tin lead finish supports RoHS-compliant assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 | Cathode | Common cathode connection for first protected line; tied to ground reference in uni-directional configuration |
| Pin 2 | Cathode | Second cathode terminal - enables dual-line protection or bi-directional mode when paired with Pin 1 |
| Pin 3 | Anode | Signal input node; connects to I/O line being protected; reverse-biased during ESD event to clamp |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low capacitance | 0.5 pF typical ensures minimal insertion loss and phase distortion on 480 Mbps USB 2.0 channels |
| Bi-directional configuration support | 0.25 pF effective capacitance between cathodes enables single-device protection of full-duplex RF lines |
| AEC-Q101 qualification | Validated for automotive infotainment and ADAS sensor interfaces requiring extended temperature and reliability compliance |
| Low clamping voltage | 10.4 V max at 1 A prevents latch-up or gate oxide damage in 3.3 V/5 V logic and transceivers |
| MSL 1 rating | Unlimited floor life and compatibility with standard 260 °C reflow profiles simplifies manufacturing integration |
Applications
| USB 2.0 High-Speed Interface | Cellular Antenna Feed Line |
|---|---|
Use Scenario: Protecting D+ and D− data lines in portable USB peripherals against user-handling ESD events. IC Role / Device Role / Timing Role: Unidirectional ESD clamp placed between connector and USB transceiver IC. Use Value: 0.5 pF capacitance avoids signal rise-time degradation, maintaining eye diagram compliance at 480 Mbps. | Use Scenario: Shielding LTE/5G antenna feed lines from electrostatic discharge during SIM card insertion or housing contact. IC Role / Device Role / Timing Role: Bi-directional ESD suppressor connected between antenna switch and RF front-end LNA. Use Value: 0.25 pF effective capacitance minimizes VSWR shift and insertion loss in sub-6 GHz bands. |
| Automotive Infotainment Display Port | Industrial Sensor Signal Conditioning |
Use Scenario: Safeguarding MIPI D-PHY lanes in automotive center-stack displays exposed to cabin ESD sources. IC Role / Device Role / Timing Role: Dual-line ESD protector mounted at FPC connector interface before display timing controller. Use Value: AEC-Q101 qualification and −55 °C to +150 °C operation ensure reliability across vehicle thermal cycles. | Use Scenario: Protecting analog output lines (e.g., 4–20 mA, 0–10 V) of industrial pressure/temperature transmitters. IC Role / Device Role / Timing Role: Uni-directional clamp on signal path to PLC ADC input, referenced to system ground. Use Value: <1.0 µA leakage prevents measurement offset errors in precision 16-bit analog acquisition systems. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ESD7L5.0DWT5G | Same electrical specs but in SOD-923 (1.0 mm × 0.6 mm) package - 0.2 mm smaller footprint, 0.3 mm lower profile | Better suited for ultra-thin mobile designs where Z-height <0.35 mm is critical | Select when board area is tighter than height constraints; verify solder joint reliability under mechanical flex |
| TPD2E001DRYR | 0.8 pF capacitance, 5.5 V stand-off, 12 V clamping - higher capacitance, slightly looser voltage margins | Targeted at general-purpose I/O protection rather than RF-sensitive paths | Choose for cost-sensitive non-RF applications where 0.3 pF extra capacitance is acceptable |
Compared with ESD7L5.0DT5G, ESD7L5.0DWT5G offers identical protection performance in a marginally smaller package, while TPD2E001DRYR trades ultra-low capacitance for broader vendor availability and simplified sourcing - making ESD7L5.0DT5G optimal for RF-critical, space-constrained designs demanding best-in-class signal fidelity.
Availability
ESD7L5.0DT5G is available at Aetrix Electronics and suitable for USB 2.0 interface protection, cellular antenna line safeguarding, and automotive infotainment display port hardening requiring stable component supply and long-term lifecycle assurance.
Supply support for ESD7L5.0DT5G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The ESD7L Series is part of onsemi's precision ESD protection portfolio, engineered specifically for high-frequency signal integrity preservation in next-generation mobile, automotive, and wireless infrastructure designs.
FAQ
What is the maximum clamping voltage of the ESD7L5.0DT5G under IEC 61000-4-2 testing?
The ESD7L5.0DT5G exhibits a maximum clamping voltage of 10.4 V when subjected to a 1 A peak pulse current per the IEC 61000-4-2 waveform. This value is measured across the device terminals during standardized ESD surge events and ensures downstream ICs remain within safe operating voltage limits. The clamping performance is validated in the official onsemi datasheet revision 8 and applies directly to the ESD7L5.0DT5G under specified test conditions.
Can the ESD7L5.0DT5G be used to protect a bidirectional signal line like an antenna feed?
Yes, the ESD7L5.0DT5G can protect a bidirectional signal line by connecting Pins 1 and 2 (both cathodes) to ground and Pin 3 (anode) to the signal line. In this configuration, the effective capacitance drops to 0.25 pF - ideal for RF paths such as cellular antenna feeds. This dual-cathode architecture is explicitly documented in the onsemi datasheet and confirmed by measurement data in the Electrical Characteristics table.
Is the ESD7L5.0DT5G qualified for automotive applications?
Yes, the ESD7L5.0DT5G is AEC-Q101 qualified and PPAP capable, meeting the stress-test requirements for automotive-grade components. Its operational junction temperature range of −55 °C to +150 °C, MSL 1 reflow rating, and IEC 61000-4-2 Level 4 ESD immunity make it suitable for infotainment, ADAS sensor interfaces, and telematics modules. The "S" prefix variant (SESD7L5.0DT5G) adds site-specific control for automotive production traceability.
What is the leakage current specification for the ESD7L5.0DT5G at its rated stand-off voltage?
The ESD7L5.0DT5G specifies a maximum reverse leakage current of 1.0 µA at its 5.0 V working peak reverse voltage (VRWM), measured at 25 °C. This low leakage prevents unwanted DC loading on high-impedance nodes such as RF amplifier inputs or precision analog sensor outputs. The value is guaranteed per the Electrical Characteristics table in the official onsemi datasheet and verified across production lots.
Does the ESD7L5.0DT5G require external biasing or control circuitry to function?
No, the ESD7L5.0DT5G is a passive, diode-based TVS device that requires no external biasing, power supply, or control signals. It operates solely through avalanche breakdown during ESD transients, with automatic recovery to high-impedance state post-event. Its three-terminal SOT-723 configuration is self-contained and compatible with standard PCB layout practices for discrete ESD protection - as confirmed in the onsemi application notes AND8307/D and AND8308/D.
ESD7L5.0DT5G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- SOT-723
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- 2
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 5V (Max)
- Voltage - Breakdown (Min):
- 5.4V
- Voltage - Clamping (Max) @ Ipp:
- 10.4V
- Current - Peak Pulse (10/1000µs):
- 1A (8/20µs)
- Power - Peak Pulse:
- -
- Power Line Protection:
- No
- Applications:
- USB
- Capacitance @ Frequency:
- 0.5pF @ 1MHz, 0.25pF @ 1MHz
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-723
ESD7L5.0DT5G FAQ
1.How can I place an order for ESD7L5.0DT5G through Aetrix?
Please submit a Request for Quotation (RFQ) for ESD7L5.0DT5G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ESD7L5.0DT5G reliable?
The price and inventory of ESD7L5.0DT5G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ESD7L5.0DT5G is usually 5 days.
3.What payment methods are accepted for ESD7L5.0DT5G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ESD7L5.0DT5G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ESD7L5.0DT5G?
ESD7L5.0DT5G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ESD7L5.0DT5G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ESD7L5.0DT5G?
For technical support, including ESD7L5.0DT5G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ESD7L5.0DT5G requirements.
6.How does Aetrix verify that ESD7L5.0DT5G is sourced from the original manufacturer or authorized distributors?
All ESD7L5.0DT5G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ESD7L5.0DT5G meets industry standards.
7.What is the process for return or replacement of ESD7L5.0DT5G?
All ESD7L5.0DT5G units undergo pre-shipment inspection (PSI). If there is an issue with ESD7L5.0DT5G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ESD7L5.0DT5G part is unused and in its original packaging.
Return procedure for ESD7L5.0DT5G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ESD7L5.0DT5G Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

