onsemi ESD9D5.0ST5G
- Part No.:
- ESD9D5.0ST5G
- Manufacturer:
- onsemi
- Category:
- TVS Diodes
- Package:
- SOD-923
- Datasheet:
-
ESD9D5.0ST5G.pdf
- Description:
- TVS DIODE 5VWM 13.5VC SOD923
- Quantity:
- Payment:

- Shipping:

Inventory:7,801
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ESD9D5.0ST5G from onsemi is a bidirectional ultra-low-capacitance ESD protection diode in SOD-923 package, featuring 0.6 pF capacitance, 5.0 V stand-off voltage, 13.5 V clamping voltage at 1 A, <1.0 ns response time, and IEC 61000-4-2 Level 4 (±8 kV contact) compliance - deployed for high-speed USB 2.0 data line and antenna port protection.
For engineers reviewing the ESD9D5.0ST5G datasheet, pinout, applications, or equivalent options, key selection criteria include sub-1 pF capacitance, bidirectional clamping behavior, SOD-923 footprint constraints, and verified ±8 kV IEC ESD robustness in real-world signal integrity-critical interfaces.
Technical Context
This device implements a silicon avalanche diode structure optimized for fast transient suppression without parasitic degradation of high-frequency signal paths. Its bidirectional configuration enables symmetric clamping on both polarities of differential or single-ended lines, with breakdown voltage specified at 5.4 V minimum and clamping voltage tightly controlled at 13.5 V max under 1 A 8/20 µs surge.
The SOD-923 package supports automated placement in space-constrained layouts, and its 1.0 mm × 0.6 mm body with 0.37 mm height meets MSL 1 reflow requirements up to 260 °C. Leakage current remains ≤1.0 µA at 5.0 V reverse bias, preserving signal integrity in low-power RF and USB receivers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Capacitance | 0.6 pF at 0 V, 1 MHz - preserves signal integrity in USB 2.0 (480 Mbps) and cellular antenna paths |
| Stand-off Voltage | 5.0 V - blocks normal operating voltage while enabling conduction above ESD threshold |
| Clamping Voltage | 13.5 V max at 1 A IPP - limits transient overvoltage to safe levels for downstream 3.3 V or 5 V ICs |
| ESD Rating | IEC 61000-4-2 Level 4: ±8 kV contact - validated protection for handheld and portable end equipment |
| Response Time | <1.0 ns - activates before sensitive circuitry sustains damage during nanosecond-scale ESD events |
| Leakage Current | ≤1.0 µA at 5.0 V - avoids DC loading on high-impedance RF front-end or sensor inputs |
| Package | SOD-923 (1.00 mm × 0.60 mm × 0.37 mm) - enables placement adjacent to connectors without trace stubs |
Pinout & Package
SOD-923 surface-mount package: 2-terminal, ultra-compact plastic case (Case 514AB), void-free epoxy meeting UL 94 V-0, matte tin lead finish, MSL 1 rated, 0.4 mm max body height.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (Cathode) | Protected Line Terminal (Anode-side connection in bidirectional operation) | Connected to I/O line; forms one side of symmetrical clamping path to ground or rail |
| 2 (Anode) | Protected Line Terminal (Cathode-side connection in bidirectional operation) | Connected to same I/O line; completes bidirectional ESD current path with Pin 1 |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional clamping | Enables single-device protection of AC-coupled or differential lines (e.g., USB D+/D−) without polarity concerns |
| 0.6 pF capacitance | Minimizes insertion loss and phase distortion in 480 Mbps USB 2.0 and sub-3 GHz antenna paths |
| ±8 kV IEC 61000-4-2 compliance | Meets highest standard for system-level ESD immunity in consumer and industrial portable devices |
| Sub-1 ns response | Activates before ESD pulse energy couples into IC input structures, preventing latch-up or gate oxide rupture |
| SOD-923 footprint | Reduces PCB area by >50% vs. SOD-523; compatible with fine-pitch automated assembly |
Applications
| USB 2.0 High-Speed Data Lines | Cellular Antenna Feed Lines |
|---|---|
Use Scenario: Protecting D+ and D− pins of USB transceivers in smartphones and docking stations against user-handling ESD. IC Role / Device Role / Timing Role: Bidirectional shunt clamp placed directly at connector, diverting ESD current to ground before reaching PHY layer. Use Value: 0.6 pF capacitance prevents signal rise-time degradation; 13.5 V clamping ensures 3.3 V USB PHY I/O remains within absolute maximum ratings. | Use Scenario: Safeguarding RF front-end matching networks and LNA inputs in LTE/5G handset antennas from cable-discharge events. IC Role / Device Role / Timing Role: Low-capacitance shunt element mounted between antenna trace and ground, preserving impedance match across 700 MHz–3.8 GHz. Use Value: Sub-1 pF loading avoids detuning of narrowband antenna circuits; ±8 kV rating covers worst-case human-body-model discharge paths. |
| HDMI/DisplayPort Auxiliary Channels | Automotive Infotainment Touchscreen Interfaces |
Use Scenario: ESD hardening of HPD and DDC lines in compact HDMI source devices where board space prohibits larger TVS arrays. IC Role / Device Role / Timing Role: Standalone bidirectional protector placed at HDMI receptacle, clamping transients before reaching level-shifter or microcontroller GPIO. Use Value: 5.0 V stand-off allows compatibility with 3.3 V logic rails; SOD-923 size fits within 2.0 mm² connector keep-out zone. | Use Scenario: Protecting I²C-based touchscreen controller lines in automotive center consoles exposed to dry-climate static discharge. IC Role / Device Role / Timing Role: Low-leakage (≤1 µA) shunt device on SDA/SCL traces, maintaining bus timing margins while suppressing ESD. Use Value: 13.5 V clamping prevents controller reset or I²C arbitration failure; MSL 1 rating supports lead-free reflow in automotive PCB assembly. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPD2E001DRYR | 0.8 pF capacitance, 5.5 V stand-off, unidirectional configuration | Requires separate anode/cathode routing; less suitable for AC-coupled or differential lines | Prefer ESD9D5.0ST5G when bidirectionality and lowest possible capacitance are mandatory |
| UMK105CG600JV-F | Ceramic multilayer capacitor (MLCC) with no clamping function; used only as filter, not ESD suppressor | Provides filtering but zero ESD protection; must be paired with dedicated TVS | ESD9D5.0ST5G delivers integrated clamping + filtering in one device; MLCC-only solution increases BOM count and layout complexity |
Compared with TPD2E001DRYR and UMK105CG600JV-F, the ESD9D5.0ST5G uniquely combines bidirectional operation, 0.6 pF capacitance, and ±8 kV ESD rating in a single 1.0 mm × 0.6 mm device - making it optimal for space-limited, high-frequency I/O protection where discrete TVS diodes or passive filters alone cannot meet both signal integrity and robustness requirements.
Availability
ESD9D5.0ST5G is available at Aetrix Electronics and suitable for USB 2.0 interface protection, cellular antenna feed-line safeguarding, and automotive infotainment touchscreen I²C line hardening requiring stable component supply and consistent Pb-free sourcing.
Supply support for ESD9D5.0ST5G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The ESD9D5.0ST5G belongs to onsemi's ESD Protection Diode product line, engineered specifically for ultra-high-frequency signal path protection where sub-1 pF capacitance and nanosecond response are non-negotiable design requirements.
FAQ
What is the clamping voltage specification for ESD9D5.0ST5G under IEC 61000-4-2 testing?
The ESD9D5.0ST5G has a maximum clamping voltage of 13.5 V at 1 A peak pulse current (IPP), measured per the IEC 61000-4-2 waveform. This value is confirmed in the Electrical Characteristics table of the official onsemi datasheet (Rev. 3, October 2024) and reflects the voltage seen across the device during an 8 kV contact ESD event. The ESD9D5.0ST5G maintains this clamping performance bidirectionally, protecting both positive and negative transients.
Is ESD9D5.0ST5G suitable for USB 2.0 high-speed (480 Mbps) data lines?
Yes, the ESD9D5.0ST5G is explicitly qualified for USB 2.0 high-speed applications due to its 0.6 pF typical capacitance at 0 V and 1 MHz - low enough to avoid measurable signal integrity degradation at 480 Mbps. Its bidirectional architecture allows placement on D+ and D− lines without polarity concerns, and its 13.5 V clamping ensures downstream 3.3 V transceivers remain within safe operating limits during ESD events. The datasheet cites USB 2.0 as a primary target application.
What is the package type and dimensions of ESD9D5.0ST5G?
The ESD9D5.0ST5G uses the SOD-923 package (Case 514AB), measuring 1.00 mm × 0.60 mm × 0.37 mm. It features a 2-terminal configuration with cathode marked by a polarity band on Pin 1. The package is Pb-free, RoHS-compliant, UL 94 V-0 rated, and qualified for MSL 1 handling with peak reflow temperature up to 260 °C. This compact outline enables placement directly at high-speed connectors with minimal trace length.
Does ESD9D5.0ST5G support bidirectional or unidirectional ESD protection?
The ESD9D5.0ST5G is a bidirectional ESD protection diode, meaning it provides symmetrical clamping for both positive and negative transients on the same I/O line. This is confirmed by its electrical schematic symbol (two opposing diodes), IEC 61000-4-2 test results showing identical ±8 kV performance, and the "Bi-Directional" label in the datasheet's Electrical Characteristics section. Its dual-terminal SOD-923 configuration does not distinguish anode/cathode for functional operation - both pins serve as protected line terminals.
What is the maximum leakage current of ESD9D5.0ST5G at its rated stand-off voltage?
The maximum reverse leakage current (IR) for ESD9D5.0ST5G is 1.0 µA at VRWM = 5.0 V and TA = 25 °C, as specified in the Electrical Characteristics table. This low leakage ensures minimal DC loading on high-impedance nodes such as RF antenna feeds or sensor interfaces, preserving accuracy and power efficiency. The value is measured under steady-state DC conditions and remains stable across the full operating temperature range (−55 °C to +125 °C).
ESD9D5.0ST5G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- SOD-923
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Zener
- Unidirectional Channels:
- -
- Bidirectional Channels:
- 1
- Voltage - Reverse Standoff (Typ):
- 5V (Max)
- Voltage - Breakdown (Min):
- 5.4V
- Voltage - Clamping (Max) @ Ipp:
- 13.5V
- Current - Peak Pulse (10/1000µs):
- 1A (8/20µs)
- Power - Peak Pulse:
- -
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- 0.6pF @ 1MHz
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOD-923
ESD9D5.0ST5G FAQ
1.How can I place an order for ESD9D5.0ST5G through Aetrix?
Please submit a Request for Quotation (RFQ) for ESD9D5.0ST5G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ESD9D5.0ST5G reliable?
The price and inventory of ESD9D5.0ST5G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ESD9D5.0ST5G is usually 5 days.
3.What payment methods are accepted for ESD9D5.0ST5G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ESD9D5.0ST5G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ESD9D5.0ST5G?
ESD9D5.0ST5G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ESD9D5.0ST5G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ESD9D5.0ST5G?
For technical support, including ESD9D5.0ST5G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ESD9D5.0ST5G requirements.
6.How does Aetrix verify that ESD9D5.0ST5G is sourced from the original manufacturer or authorized distributors?
All ESD9D5.0ST5G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ESD9D5.0ST5G meets industry standards.
7.What is the process for return or replacement of ESD9D5.0ST5G?
All ESD9D5.0ST5G units undergo pre-shipment inspection (PSI). If there is an issue with ESD9D5.0ST5G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ESD9D5.0ST5G part is unused and in its original packaging.
Return procedure for ESD9D5.0ST5G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ESD9D5.0ST5G Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
