My Inquiry
My Account
onsemi ESD9L3.3ST5G
- Part No.:
- ESD9L3.3ST5G
- Manufacturer:
- onsemi
- Category:
- TVS Diodes
- Package:
- SOD-923
- Datasheet:
-
ESD9L3.3ST5G.pdf
- Description:
- TVS DIODE 3.3VWM 9VC SOD923
- Quantity:
- Payment:
- Shipping:
Inventory:111,245
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ESD9L3.3ST5G from onsemi is a unidirectional ESD protection diode designed for ultra-low-capacitance signal-line protection in high-speed interfaces. It features 0.5 pF capacitance, 3.3 V working peak reverse voltage (VRWM), 9.0 V clamping voltage at 1 A IPP, <1.0 ns response time, and IEC61000-4-2 Level 4 (±15 kV air/±10 kV contact) compliance - ideal for USB 2.0 high-speed data lines and antenna RF paths.
For engineers reviewing the ESD9L3.3ST5G datasheet, pinout, applications, or equivalent options, key selection criteria include ultra-low capacitance for minimal signal integrity impact, precise 3.3 V standoff for 3.3 V rail protection, SOD-923 footprint constraints, and verified clamping performance under IEC61000-4-2 transient stress.
Technical Context
This unidirectional TVS diode operates as a cathode-grounded clamp, conducting only during negative transients relative to ground. Its low-leakage silicon junction (IR ≤ 1.0 µA @ 3.3 V) ensures minimal DC loading on protected lines, while sub-nanosecond response enables effective suppression of fast-rising ESD pulses before downstream ICs are stressed.
The device leverages onsemi's optimized planar junction process in an ultra-small SOD-923 package (1.0 mm × 0.6 mm × 0.37 mm), enabling placement directly at I/O connectors without trace stubs. Clamping behavior is characterized per IEC61000-4-2 waveform with defined peak current (IPP = 1 A), ensuring repeatable protection performance across production lots.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Capacitance | 0.5 pF @ VR = 0 V, 1 MHz - preserves signal integrity in USB 2.0 (480 Mbps) and RF antenna paths |
| Working Peak Reverse Voltage | 3.3 V - matches standard 3.3 V I/O rail voltage, prevents false triggering during normal operation |
| Clamping Voltage | 9.0 V max @ IPP = 1 A - limits transient overvoltage to safe levels for 3.3 V logic inputs |
| ESD Rating | IEC61000-4-2 Level 4: ±15 kV air / ±10 kV contact - exceeds industrial and consumer immunity requirements |
| Response Time | <1.0 ns - activates before ESD pulse energy couples into sensitive circuitry |
| Leakage Current | ≤1.0 µA @ VRWM = 3.3 V - avoids measurable DC loading on high-impedance sensor or RF bias lines |
| Package | SOD-923 (1.00 mm × 0.60 mm × 0.37 mm) - enables placement within 2 mm of I/O connector for optimal protection |
Pinout & Package
SOD-923 surface-mount package: 2-terminal, ultra-compact plastic case (1.00 mm × 0.60 mm × 0.37 mm), matte tin lead finish, MSL 1, Pb-free and RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (Cathode) | Protected Line Input | Connected to high-speed signal line (e.g., USB D+, ANT); conducts ESD current to ground when voltage exceeds VRWM |
| 2 (Anode) | Ground Reference | Must be tied directly to low-inductance system ground plane to ensure effective clamping and minimize ground bounce |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low capacitance | 0.5 pF enables use on 480 Mbps USB 2.0 differential pairs without eye diagram degradation |
| Low clamping voltage | 9.0 V max at 1 A IPP protects 3.3 V I/O cells meeting JEDEC JS-001 latch-up immunity thresholds |
| SOD-923 footprint | 1.0 mm × 0.6 mm body allows placement adjacent to micro-B/USB-C connectors with minimal PCB area |
| AEC-Q101 qualified | Validated for automotive infotainment and telematics modules requiring robust ESD reliability |
Applications
| USB 2.0 High-Speed Interface | Cellular Antenna Feedline |
|---|---|
Use Scenario: Protecting D+ and D− lines of USB 2.0 ports against ESD events during cable insertion/removal. IC Role / Device Role: Unidirectional shunt clamp placed between each data line and ground, referenced to 3.3 V I/O domain. Use Value: 0.5 pF capacitance prevents signal rise-time degradation and maintains eye opening at 480 Mbps. | Use Scenario: Safeguarding LTE/5G antenna feedlines connected to RF front-end modules. IC Role / Device Role: Series-connected ESD clamp on single-ended RF path, grounded at baseband IC side. Use Value: Sub-1 ns response suppresses ESD before RF switch or LNA damage occurs; low leakage avoids DC bias shift. |
| Industrial HMI Touchscreen Interface | Automotive Infotainment Display Port |
Use Scenario: Shielding projected capacitive touchscreen controller I²C/SPI lines from user-hand ESD. IC Role / Device Role: Bidirectional protection implemented using two ESD9L3.3ST5G devices per signal line (anode-to-anode configuration). Use Value: 3.3 V VRWM aligns with controller I/O voltage; 9.0 V clamping stays below absolute maximum ratings of touch ICs. | Use Scenario: Protecting LVDS or FPD-Link III video data lanes in automotive center-stack displays. IC Role / Device Role: Per-lane unidirectional clamp on each differential pair, grounded to chassis via low-inductance path. Use Value: AEC-Q101 qualification ensures reliability across -40°C to +125°C ambient; SOD-923 size fits tight routing near display connector. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPD2E001DRYR | 0.8 pF capacitance, 5.5 V VRWM, dual-channel in SOT-553 | Higher capacitance limits use to lower-speed interfaces (e.g., I²C, UART); wider package increases board area | Select when dual-line protection in one package is prioritized over ultra-low capacitance |
| UMK105CG3R3CV-F | MLCC-based ESD suppressor (3.3 V, 0.5 pF), 0402 size, no polarity | No DC blocking; requires series resistor for clamping; not rated for IEC61000-4-2 Level 4 | Use only for low-energy ESD environments where full Level 4 compliance is not required |
Compared with TPD2E001DRYR and UMK105CG3R3CV-F, ESD9L3.3ST5G delivers superior high-frequency signal fidelity due to its 0.5 pF capacitance and guaranteed IEC61000-4-2 Level 4 performance, making it the preferred choice for USB 2.0 and RF antenna protection where layout space and signal integrity are critical.
Availability
ESD9L3.3ST5G is available at Aetrix Electronics and suitable for USB 2.0 interface protection, cellular antenna feedline safeguarding, and automotive infotainment display port hardening requiring stable component supply and consistent parametric performance across production batches.
Supply support for ESD9L3.3ST5G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier delivering energy-efficient power, analog, sensing, and connectivity solutions for automotive, industrial, cloud, medical, and IoT applications.
The ESD9L Series targets compact, high-speed interface protection - engineered specifically for space-constrained designs needing sub-1 pF capacitance and certified IEC61000-4-2 immunity without compromising signal integrity.
FAQ
What is the maximum clamping voltage of ESD9L3.3ST5G under IEC61000-4-2 stress?
The ESD9L3.3ST5G exhibits a maximum clamping voltage of 9.0 V when subjected to a 1 A peak pulse current (IPP), as defined by the IEC61000-4-2 waveform. This value is measured across the device terminals during standardized ESD testing and ensures protected 3.3 V logic circuits remain below their absolute maximum voltage rating during transient events. The clamping performance is validated per onsemi Application Note AND8307/D.
Is ESD9L3.3ST5G suitable for bidirectional signal lines like USB D+ and D−?
Yes, ESD9L3.3ST5G is unidirectional but can protect bidirectional lines such as USB D+ and D− when used in pairs - one device per line with cathode toward the protected IC and anode to ground. Its 3.3 V VRWM matches standard USB transceiver I/O voltage, and 0.5 pF capacitance prevents skew or attenuation. For true bidirectional clamping without polarity constraints, two ESD9L3.3ST5G units per line (anode-to-anode) may be configured.
What is the thermal limit for reflow soldering of ESD9L3.3ST5G?
The ESD9L3.3ST5G is qualified for lead-free reflow soldering with a maximum peak temperature of 260°C for 10 seconds, meeting J-STD-020 MSL 1 requirements. Its thermosetting plastic SOD-923 package (Case 514AB) and matte tin lead finish ensure reliable wetting and intermetallic formation without delamination or voiding. Reflow profiles must maintain time-above-liquidus (TAL) within manufacturer-specified limits to preserve junction integrity.
Does ESD9L3.3ST5G meet automotive qualification standards?
Yes, ESD9L3.3ST5G is AEC-Q101 qualified and PPAP capable, confirming its suitability for automotive applications including infotainment systems, telematics control units, and ADAS display interfaces. The qualification covers temperature cycling, humidity testing, mechanical shock, and ESD robustness across -55°C to +150°C junction range. Device marking includes "S" or "SZ" prefixes for automotive-grade traceability.
How does the 0.5 pF capacitance of ESD9L3.3ST5G impact USB 2.0 signal integrity?
The 0.5 pF capacitance of ESD9L3.3ST5G introduces negligible loading on USB 2.0 differential pairs, preserving signal rise/fall times and eye diagram margins at 480 Mbps. Measured insertion loss remains below 0.5 dB up to 500 MHz, and return loss exceeds 15 dB across the operating band. This enables placement directly at the USB connector without requiring impedance-matching compensation or layout detuning.
ESD9L3.3ST5G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- SOD-923
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- 1
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 3.3V (Max)
- Voltage - Breakdown (Min):
- 4.8V
- Voltage - Clamping (Max) @ Ipp:
- 9V
- Current - Peak Pulse (10/1000µs):
- -
- Power - Peak Pulse:
- -
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- 0.5pF @ 1MHz
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOD-923
ESD9L3.3ST5G FAQ
1.How can I place an order for ESD9L3.3ST5G through Aetrix?
Please submit a Request for Quotation (RFQ) for ESD9L3.3ST5G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ESD9L3.3ST5G reliable?
The price and inventory of ESD9L3.3ST5G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ESD9L3.3ST5G is usually 5 days.
3.What payment methods are accepted for ESD9L3.3ST5G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ESD9L3.3ST5G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ESD9L3.3ST5G?
ESD9L3.3ST5G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ESD9L3.3ST5G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ESD9L3.3ST5G?
For technical support, including ESD9L3.3ST5G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ESD9L3.3ST5G requirements.
6.How does Aetrix verify that ESD9L3.3ST5G is sourced from the original manufacturer or authorized distributors?
All ESD9L3.3ST5G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ESD9L3.3ST5G meets industry standards.
7.What is the process for return or replacement of ESD9L3.3ST5G?
All ESD9L3.3ST5G units undergo pre-shipment inspection (PSI). If there is an issue with ESD9L3.3ST5G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ESD9L3.3ST5G part is unused and in its original packaging.
Return procedure for ESD9L3.3ST5G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ESD9L3.3ST5G Tags
-
ESD9B5.0ST5G
onsemi
-
DESD3V3E1BL-7B
Diodes Incorporated
-
ESD5Z3.3T1G
onsemi
-
D5V0H1B2LP-7B
Diodes Incorporated
-
D5V0P1B2LP-7B
Diodes Incorporated
-
DESD5V0U1BA-7
Diodes Incorporated
-
ESD5Z5.0T1G
onsemi
-
DESD5V0U1BB-7
Diodes Incorporated
-
D12V0L1B2LP-7B
Diodes Incorporated
-
PESD2V0Y1BSFYL
Nexperia USA Inc.
-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage
-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
