My Inquiry
My Account
onsemi ESD9L5.0ST5G
- Part No.:
- ESD9L5.0ST5G
- Manufacturer:
- onsemi
- Category:
- TVS Diodes
- Package:
- SOD-923
- Datasheet:
-
ESD9L5.0ST5G.pdf
- Description:
- TVS DIODE 5VWM 9.8VC SOD923
- Quantity:
- Payment:
- Shipping:
Inventory:4,552
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ESD9L5.0ST5G from onsemi is a unidirectional ultra-low-capacitance ESD protection diode designed for high-speed signal lines, featuring 5.0 V working peak reverse voltage (VRWM), 0.5 pF typical capacitance, 9.8 V clamping voltage at 1 A IPP, IEC 61000-4-2 Level 4 ±15 kV air/±10 kV contact ESD protection, and SOD-923 package. It protects USB 2.0 high-speed data lines and antenna interfaces where board space and signal integrity are critical.
For engineers reviewing the ESD9L5.0ST5G datasheet, pinout, applications, or equivalent options, this page delivers verified electrical parameters, mechanical dimensions, real-world clamping behavior per IEC waveform, polarity-aware terminal mapping, and validated alternatives for ESD-hardened interface design.
Technical Context
This unidirectional TVS diode operates in reverse-biased configuration to clamp transient overvoltage before it reaches downstream ICs. Its 5.0 V VRWM ensures compatibility with 5 V logic and USB PHY rails, while its 9.8 V VC at 1 A IPP limits stress during IEC 61000-4-2 events without compromising signal fidelity.
The device achieves sub-1 ns response time and 0.5 pF capacitance via optimized silicon junction design and ultra-small SOD-923 package geometry (1.00 mm × 0.60 mm × 0.37 mm), minimizing parasitic loading on RF and high-speed digital traces.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VRWM | 5.0 V - Blocks normal 5 V rail operation while remaining inactive until ESD transients exceed threshold. |
| C (f = 1 MHz) | 0.5 pF - Enables use on USB 2.0 (480 Mbps) and cellular antenna paths without signal degradation. |
| VC @ IPP = 1 A | 9.8 V - Limits peak voltage seen by protected IC during IEC 61000-4-2 contact discharge. |
| IEC 61000-4-2 | ±10 kV contact / ±15 kV air - Meets industrial and consumer end-equipment immunity requirements. |
| Package | SOD-923 - 1.00 mm × 0.60 mm footprint fits tight-layout applications; MSL 1, 260 °C reflow compatible. |
| Leakage @ VRWM | 1.0 µA max - Prevents DC loading of sensitive analog or RF bias networks. |
Pinout & Package
SOD-923 surface-mount package: 2-terminal, ultra-compact outline (1.00 mm × 0.60 mm × 0.37 mm), cathode-marked, Pb-free matte tin plating, MSL 1 rated.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (Marked Band) | Cathode | Connected to protected line (e.g., USB D+); conducts during positive ESD strike to ground. |
| 2 | Anode | Connected to system ground; completes clamping path during both polarities via internal structure. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low capacitance | 0.5 pF enables placement directly on high-speed differential pairs without impedance discontinuity. |
| Low clamping voltage | 9.8 V at 1 A IPP ensures protected ICs remain below absolute maximum ratings during ESD events. |
| Polarity-specific layout | Cathode-band marking eliminates misorientation risk during automated placement on USB or RF traces. |
| AEC-Q101 qualified | Validated for automotive infotainment and telematics modules requiring robust ESD resilience. |
Applications
| USB 2.0 High-Speed Interface | Cellular Antenna Line Protection |
|---|---|
Use Scenario: Protecting D+ and D− lines of USB 2.0 transceivers against ESD during hot-plug insertion. IC Role / Device Role / Timing Role: Unidirectional transient voltage suppressor placed between connector and PHY, operating in reverse-bias standby. Use Value: 0.5 pF capacitance avoids signal rise-time degradation; 9.8 V clamping prevents PHY latch-up or oxide damage. | Use Scenario: Shielding LTE/5G antenna feedlines from user-hand ESD in smartphone front-end modules. IC Role / Device Role / Timing Role: Low-capacitance shunt protector mounted at antenna switch output, grounded to RF chassis. Use Value: Sub-1 ns response captures fast ESD pulses before they couple into LNA input; minimal C preserves antenna VSWR. |
| Automotive Infotainment Display Port | Industrial Ethernet PHY Interface |
Use Scenario: Safeguarding MIPI DSI or LVDS video lines running from head unit to TFT display in vehicles. IC Role / Device Role / Timing Role: ESD clamp on high-speed serial video lanes, leveraging AEC-Q101 qualification for under-hood reliability. Use Value: 5.0 V VRWM matches display driver supply; 0.5 pF avoids skew between differential pairs. | Use Scenario: Protecting 10/100BASE-TX transformer-coupled PHY pins in factory automation gateways. IC Role / Device Role / Timing Role: Board-level ESD guard on MDI side, placed after magnetics but before PHY pins. Use Value: ±15 kV air discharge rating meets EN 61000-4-2 industrial immunity; low leakage avoids bias drift. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ESD9L5.0ST5G | Unidirectional, 5.0 V VRWM, 0.5 pF, SOD-923 | Optimized for 5 V logic and USB 2.0 | Baseline reference part |
| TPD2E001DRYR | Bidirectional, 5.5 V VRWM, 1.0 pF, SOT-553 | Higher capacitance limits use to lower-speed interfaces like I²C or UART | Select when bidirectional clamping or multi-line integration is required |
Compared with TPD2E001DRYR, ESD9L5.0ST5G offers half the capacitance and tighter VRWM tolerance for 5 V USB PHY protection, while TPD2E001DRYR supports dual-line protection in one package but adds 0.5 pF loading and requires higher standoff margin.
Availability
ESD9L5.0ST5G is available at Aetrix Electronics and suitable for USB 2.0 interface protection, cellular antenna line hardening, and automotive display video lane safeguarding requiring stable component supply across production lifecycles.
Supply support for ESD9L5.0ST5G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (Semiconductor Components Industries, LLC) is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The ESD9L Series targets compact, high-frequency ESD protection needs-specifically engineered for space-constrained USB, antenna, and display interfaces where ultra-low capacitance and fast transient response are mandatory.
FAQ
What is the working peak reverse voltage (VRWM) of ESD9L5.0ST5G?
The ESD9L5.0ST5G has a specified VRWM of 5.0 V, meaning it remains non-conductive under steady-state 5 V bias conditions while providing reliable clamping during ESD transients. This value is confirmed in the Electrical Characteristics table on page 2 of the official onsemi datasheet (Rev. 8, Feb 2024), and aligns with USB 2.0 PHY supply requirements. Exceeding 5.0 V continuously may cause leakage or premature conduction.
Does ESD9L5.0ST5G support bidirectional ESD protection?
No, ESD9L5.0ST5G is a unidirectional ESD protection diode, configured with cathode and anode terminals for reverse-biased operation on positive-going transients. It does not provide symmetrical clamping for negative excursions beyond its breakdown voltage. For bidirectional protection, designers must select alternate parts such as the TPD2E001DRYR or use back-to-back configurations-ESD9L5.0ST5G itself is not rated for bidirectional use.
What is the maximum clamping voltage of ESD9L5.0ST5G during an IEC 61000-4-2 event?
The ESD9L5.0ST5G exhibits a maximum clamping voltage (VC) of 9.8 V when subjected to a 1 A peak pulse current (IPP), as measured per IEC 61000-4-2 test conditions. This value is explicitly listed in the Electrical Characteristics table for ESD9L5.0ST5G on page 2 of the onsemi datasheet. It reflects the voltage across the device during the first 30 ns of the ESD pulse, ensuring downstream ICs stay within safe operating limits.
Is ESD9L5.0ST5G suitable for USB 2.0 high-speed data lines?
Yes, ESD9L5.0ST5G is specifically recommended for USB 2.0 high-speed (480 Mbps) data lines due to its 0.5 pF typical capacitance, which minimizes signal distortion and maintains impedance integrity. The datasheet explicitly cites "USB 2.0 high speed" in its application description (page 1), and its SOD-923 footprint allows placement directly at the connector with minimal trace length-critical for preserving eye diagram margins.
What package type and mounting specifications apply to ESD9L5.0ST5G?
ESD9L5.0ST5G uses the SOD-923 package (Case 514AB), measuring 1.00 mm × 0.60 mm × 0.37 mm, with cathode marked by a band on terminal 1. It is Pb-free, RoHS-compliant, rated MSL 1, and qualified for peak reflow temperatures up to 260 °C. Mounting position is unrestricted, and the matte tin lead finish ensures compatibility with standard solder paste profiles used in high-volume SMT assembly.
ESD9L5.0ST5G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- SOD-923
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- 1
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 5V (Max)
- Voltage - Breakdown (Min):
- 5.4V
- Voltage - Clamping (Max) @ Ipp:
- 9.8V
- Current - Peak Pulse (10/1000µs):
- 1A (8/20µs)
- Power - Peak Pulse:
- -
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- 0.5pF @ 1MHz
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOD-923
ESD9L5.0ST5G FAQ
1.How can I place an order for ESD9L5.0ST5G through Aetrix?
Please submit a Request for Quotation (RFQ) for ESD9L5.0ST5G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ESD9L5.0ST5G reliable?
The price and inventory of ESD9L5.0ST5G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ESD9L5.0ST5G is usually 5 days.
3.What payment methods are accepted for ESD9L5.0ST5G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ESD9L5.0ST5G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ESD9L5.0ST5G?
ESD9L5.0ST5G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ESD9L5.0ST5G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ESD9L5.0ST5G?
For technical support, including ESD9L5.0ST5G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ESD9L5.0ST5G requirements.
6.How does Aetrix verify that ESD9L5.0ST5G is sourced from the original manufacturer or authorized distributors?
All ESD9L5.0ST5G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ESD9L5.0ST5G meets industry standards.
7.What is the process for return or replacement of ESD9L5.0ST5G?
All ESD9L5.0ST5G units undergo pre-shipment inspection (PSI). If there is an issue with ESD9L5.0ST5G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ESD9L5.0ST5G part is unused and in its original packaging.
Return procedure for ESD9L5.0ST5G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ESD9L5.0ST5G Tags
-
ESD9B5.0ST5G
onsemi
-
DESD3V3E1BL-7B
Diodes Incorporated
-
ESD5Z3.3T1G
onsemi
-
D5V0H1B2LP-7B
Diodes Incorporated
-
D5V0P1B2LP-7B
Diodes Incorporated
-
DESD5V0U1BA-7
Diodes Incorporated
-
ESD5Z5.0T1G
onsemi
-
DESD5V0U1BB-7
Diodes Incorporated
-
D12V0L1B2LP-7B
Diodes Incorporated
-
PESD2V0Y1BSFYL
Nexperia USA Inc.
-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage
-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
