NXP Semiconductors FXLC95000CLR1
- Part No.:
- FXLC95000CLR1
- Manufacturer:
- NXP Semiconductors
- Category:
- Accelerometers
- Package:
- 24-TFLGA
- Datasheet:
-
FXLC95000CLR1.pdf
- Description:
- ACCEL 2-8G I2C/SPI 24LLPEP
- Quantity:
- Payment:

- Shipping:

Inventory:3,188
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
FXLC95000CLR1 from NXP (formerly Freescale) is an intelligent motion-sensing platform integrating a 3-axis MEMS accelerometer and a 32-bit ColdFire V1 MCU in a single 24-pin LGA package. It delivers autonomous sensor processing with ±2 g/±4 g/±8 g configurable dynamic ranges, 16-bit ADC resolution, and local decision-making for gesture recognition, pedometer, and e-compass tilt compensation.
For engineers reviewing the FXLC95000CLR1 datasheet, FXLC95000CLR1 pinout, FXLC95000CLR1 application, or FXLC95000CLR1 equivalent, this device serves as a programmable sensor hub with master/slave I2C/SPI, on-chip 128 KB Flash/16 KB RAM, and low-power deep-sleep operation enabling host processor offload in mobile, wearable, and portable electronics.
Technical Context
The FXLC95000CLR1 combines analog sensing and digital control in one mixed-signal ASIC: its 3-axis MEMS transducer feeds into a capacitance-to-voltage converter and a 10–16-bit trimmed ADC, synchronized to the same sample rate as accelerometer outputs. The ColdFire V1 CPU includes hardware MAC acceleration and executes firmware from internal Flash or ROM.
It supports dual-role serial interfaces: slave I2C/SPI for host communication and master I2C/SPI for managing external sensors (magnetometers, pressure sensors, gyroscopes), while RGPIO[15:0] pins provide flexible peripheral control, interrupt I/O, and analog input routing (AN0-/AN1+).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | ColdFire V1 32-bit MCU with Background Debug Module (BDM) and hardware MAC unit for real-time sensor fusion math. |
| Memory | 128 KB Flash (user-programmable), 16 KB RAM (runtime data), 16 KB ROM (bootloader, flash controller, utility functions). |
| Accelerometer Range | Configurable ±2 g, ±4 g, or ±8 g - selectable via firmware to match application sensitivity and dynamic range requirements. |
| ADC Resolution | 10-, 12-, 14-, or 16-bit trimmed output formats - enables high-precision differential analog measurements from external sensors. |
| Supply Voltage | 1.71 V to 3.6 V for VDDIO; 1.8 V nominal for VDD/VDDA - supports direct interfacing with common mobile I/O rails and low-noise analog biasing. |
| Operating Temperature | –40°C to +85°C - qualified for industrial and consumer portable environments without derating. |
| Package | 24-pin LGA, 3 mm × 5 mm × 1 mm (Case 2208-01) - compact footprint suitable for space-constrained handheld and wearable PCBs. |
Pinout & Package
FXLC95000CLR1 uses a 24-lead LGA package (3 mm × 5 mm × 1 mm, Case 2208-01) with exposed pad for thermal management. Pin assignments are multiplexed and configurable via SIM pin-mux registers after reset.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RGPIO0 / SCL0 / SCLK | Slave I2C clock or SPI slave clock | Configurable interface pin for host communication; default at reset is slave I2C clock (SCL0). |
| RGPIO1 / SDA0 / MOSI | Slave I2C data or SPI master-out-slave-in | Shared function pin; used for bidirectional host data transfer or SPI command injection during boot. |
| RGPIO4 / INT_I | Interrupt input | Level-7 priority wake-up input - triggers CPU exit from deep-sleep on edge or level detection for external sensor events. |
| RGPIO5 / PDB_A / INT_O | Interrupt output or programmable delay block A | Asserts interrupt to host when response packet is ready in slave port mailbox; auto-cleared during read transaction. |
| RGPIO6 / AN0- / TPMCH0 | Analog input negative or timer channel 0 | Differential ADC input (with RGPIO7/AN1+) for external analog sensors; also usable as PWM/timer output. |
| RGPIO7 / AN1+ / TPMCH1 | Analog input positive or timer channel 1 | Paired with RGPIO6 for 16-bit differential ADC conversion; supports synchronized sampling with accelerometer data. |
| RGPIO8 / PDB_B | Programmable Delay Block B output | Generates precise timing pulses relative to analog/digital phase start - enables coordinated external event triggering. |
| RGPIO14 / SCL1 | Master I2C clock | Dedicated master interface pin for controlling external I2C peripherals (e.g., magnetometers, ambient light sensors). |
| RGPIO15 / SDA1 | Master I2C data | Complements RGPIO14 to form full master I2C bus - allows autonomous sensor polling without host involvement. |
| VDDA / VSSA | Analog power and ground | Separate 1.8 V analog supply domain - requires ferrite bead + ceramic bypassing to isolate digital noise from ADC/accelerometer paths. |
Key Features
| Feature | Design Value |
|---|---|
| Autonomous sensor hub operation | Offloads host processor by managing secondary sensors (I2C/SPI/magnetometers/pressure sensors) and performing local calibration, compensation, and fusion. |
| Configurable accelerometer dynamic range | Runtime-selectable ±2 g / ±4 g / ±8 g modes - preserves resolution across motion intensities without hardware change or layout revision. |
| Intelligent power management | Deep-sleep mode with host-wakeup capability via INT_I or slave-port activity - extends battery life in wearables and portable devices. |
| Open firmware architecture | Supports CodeWarrior IDE and Xtrinsic ISF framework - enables customer-defined algorithms (e.g., custom gesture engines) deployed directly to on-chip Flash. |
| Dual-role serial interfaces | Simultaneous master (for sensor control) and slave (for host command/response) I2C/SPI - eliminates need for external bridge ICs in multi-sensor systems. |
Applications
| Mobile Handset Motion Sensing | E-Compass Tilt Compensation |
|---|---|
|
Use Scenario: Detecting tap, shake, and orientation changes in smartphones and tablets to enable UI gestures and screen rotation. IC Role / Device Role / Timing Role: Primary motion-sensing engine executing real-time gesture classification and sending discrete event interrupts to AP. Use Value: Reduces host CPU wake cycles by >70% versus polling-based implementations, extending battery runtime in always-on motion detection. |
Use Scenario: Correcting magnetic heading errors caused by device tilt in navigation apps and augmented reality interfaces. IC Role / Device Role / Timing Role: Co-located accelerometer providing real-time pitch/roll angles to magnetometer driver firmware for vector-based tilt compensation. Use Value: Achieves <±1° heading accuracy over ±60° tilt range using on-device fused sensor math - no host-side computation required. |
| Pedometer & Activity Monitoring | Smart Wearable Sensor Hub |
|
Use Scenario: Counting steps and estimating calories burned in fitness bands and health trackers during continuous 24/7 operation. IC Role / Device Role / Timing Role: Local step-detection algorithm running autonomously on ColdFire core with accelerometer data buffered in RAM. Use Value: Enables sub-10 µA average current draw in motion-triggered active mode - supports >14-day battery life on coin-cell power. |
Use Scenario: Aggregating data from multiple sensors (gyro, barometer, HRM) in smartwatches and hearables for context-aware features. IC Role / Device Role / Timing Role: Central sensor manager initializing, calibrating, time-synchronizing, and fusing inputs before forwarding compressed metadata to host. Use Value: Eliminates need for separate microcontroller in multi-sensor modules - reduces BOM count and PCB area by 35%. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar intelligent motion-sensing applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| BMI270 (Bosch) | Integrated 6-axis IMU (accel + gyro) with dedicated sensor hub MCU; no user-programmable Flash or ColdFire architecture. | Optimized for inertial navigation and VR; lacks ADC inputs and general-purpose RGPIO flexibility of FXLC95000CLR1. | Select BMI270 when gyro integration and ultra-low latency are critical; choose FXLC95000CLR1 for custom algorithm deployment and analog sensor support. |
| LSM6DSOX (STMicroelectronics) | 6-axis IMU with finite-state machine (FSM) and machine learning core (MLC); no user-accessible MCU or Flash programming capability. | Focused on pattern recognition (e.g., fall detection) using pre-trained models; cannot run customer C code or manage external analog sensors. | Select LSM6DSOX for plug-and-play AI inference; choose FXLC95000CLR1 when full firmware control, analog front-end expansion, and open development are required. |
Compared with BMI270 and LSM6DSOX, FXLC95000CLR1 uniquely provides a programmable 32-bit ColdFire MCU with 128 KB Flash, dual-mode analog inputs (AN0-/AN1+), and full RGPIO configurability - making it the only option among the three that supports customer-developed sensor fusion logic and hybrid digital/analog sensor system integration.
Availability
FXLC95000CLR1 is available at Aetrix Electronics and suitable for mobile handset motion sensing, e-compass tilt compensation, pedometer implementation, smart wearable sensor hub design, and industrial activity monitoring requiring stable component supply and long-term lifecycle support.
Supply support for FXLC95000CLR1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in sensor signal conditioning and embedded processing.
The FXLC95000CLR1 belongs to NXP's Xtrinsic Intelligent Sensing Platform family, designed specifically to replace host-processor-based sensor management with autonomous, low-power, firmware-programmable motion-sensing subsystems.
FAQ
What is the primary function of the FXLC95000CLR1 in a system architecture?
The FXLC95000CLR1 acts as an autonomous motion-sensing subsystem that integrates a 3-axis MEMS accelerometer and a 32-bit ColdFire V1 MCU. Its primary function is to perform local sensor data acquisition, preprocessing, calibration, and decision-making-offloading these tasks from the main application processor. This enables longer host sleep periods and lower overall system power consumption, especially in battery-powered devices like wearables and mobile handsets. The FXLC95000CLR1 retains full programmability via CodeWarrior IDE and supports custom firmware deployment to its 128 KB Flash memory.
How does the FXLC95000CLR1 handle communication with both host processors and external sensors?
The FXLC95000CLR1 implements dual-role serial interfaces: it operates as a slave (I2C or SPI) for command/response communication with the host processor, while simultaneously acting as a master (I2C and queued SPI) to manage external sensors such as magnetometers, pressure sensors, and gyroscopes. The selection between I2C and SPI slave mode is determined at power-up by the voltage level on RGPIO8 (PDB_B). This concurrent master/slave capability allows the FXLC95000CLR1 to serve as a self-contained sensor hub without requiring additional bridge ICs or host intervention.
Can the FXLC95000CLR1 interface with analog sensors, and if so, how?
Yes, the FXLC95000CLR1 supports differential analog input via RGPIO6 (AN0−) and RGPIO7 (AN1+), which connect to an on-chip 10–16-bit trimmed ADC. These pins are synchronized to the same sample data rate as the integrated accelerometer, enabling time-aligned fusion of analog and digital sensor data. The ADC supports multiple resolution modes and is accessible through the Intelligent Sensing Framework (ISF) or directly via firmware. This capability allows the FXLC95000CLR1 to integrate analog sensors-such as thermistors, strain gauges, or analog-output pressure sensors-without external signal conditioning circuitry.
What power-saving features does the FXLC95000CLR1 offer for battery-operated devices?
The FXLC95000CLR1 includes multiple low-power modes, including deep-sleep states where the ColdFire CPU and most peripherals are disabled while retaining RAM content and wake-up capability via INT_I or slave-port activity. Its autonomous operation allows the host application processor to remain powered down until an event-such as a gesture, step, or external interrupt-requires attention. Combined with configurable accelerometer ODR and selective peripheral clock gating, the FXLC95000CLR1 achieves sub-10 µA average current in motion-triggered operation, significantly extending battery life in wearables and portable electronics.
Is the FXLC95000CLR1 pin-compatible with other members of the FXLC95000 family?
Yes, the FXLC95000CLR1 shares the identical 24-pin LGA package (3 mm × 5 mm × 1 mm, Case 2208-01) and pinout with all FXLC95000CL variants, including FXLC95000CLL1 and FXLC95000CLT1. All variants use the same mechanical footprint, thermal pad layout, and electrical pin mapping. Differences between variants are limited to temperature grade (–40°C to +85°C for FXLC95000CLR1) and packaging (tape-and-reel vs. tray), not pin functionality or physical dimensions - enabling drop-in replacement across qualified operating conditions.
FXLC95000CLR1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 24-TFLGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Digital
- Axis:
- X, Y, Z
- Acceleration Range:
- ±2g, 4g, 8g
- Sensitivity (LSB/g):
- 16393 (±2g) ~ 4098 (±8g)
- Sensitivity (mV/g):
- -
- Bandwidth:
- -
- Output Type:
- I2C, SPI
- Voltage - Supply:
- 1.71V ~ 1.89V
- Features:
- Selectable Scale, Sleep Mode
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-LLP-EP (4x5)
FXLC95000CLR1 FAQ
1.How can I place an order for FXLC95000CLR1 through Aetrix?
Please submit a Request for Quotation (RFQ) for FXLC95000CLR1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for FXLC95000CLR1 reliable?
The price and inventory of FXLC95000CLR1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for FXLC95000CLR1 is usually 5 days.
3.What payment methods are accepted for FXLC95000CLR1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for FXLC95000CLR1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for FXLC95000CLR1?
FXLC95000CLR1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your FXLC95000CLR1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for FXLC95000CLR1?
For technical support, including FXLC95000CLR1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your FXLC95000CLR1 requirements.
6.How does Aetrix verify that FXLC95000CLR1 is sourced from the original manufacturer or authorized distributors?
All FXLC95000CLR1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that FXLC95000CLR1 meets industry standards.
7.What is the process for return or replacement of FXLC95000CLR1?
All FXLC95000CLR1 units undergo pre-shipment inspection (PSI). If there is an issue with FXLC95000CLR1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The FXLC95000CLR1 part is unused and in its original packaging.
Return procedure for FXLC95000CLR1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
FXLC95000CLR1 Tags

-
MXC4005XC
Memsic Inc.

-
MC3419
Memsic Inc.

-
MC3479
Memsic Inc.
-
MXC6655XA
Memsic Inc.

-
MC3630
Memsic Inc.
.jpg)
-
LIS2HH12TR
STMicroelectronics
-
KX122-1037
Kionix Inc.
.jpg)
-
LIS2DE12TR
STMicroelectronics
.jpg)
-
LIS2DH12TR
STMicroelectronics

-
MC3635
Memsic Inc.
.jpg)
-
LIS2DS12TR
STMicroelectronics
-
LIS3DHTR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

