Vishay General Semiconductor - Diodes Division GMF05LC-GS08
- Part No.:
- GMF05LC-GS08
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Category:
- TVS Diodes
- Package:
- 6-TSSOP, SC-88, SOT-363
- Datasheet:
-
GMF05LC-GS08.pdf
- Description:
- TVS DIODE 5VWM 12.5VC SOT363
- Quantity:
- Payment:

- Shipping:

Inventory:6,442
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
GMF05LC-GS08 from Vishay Semiconductors is an ESD protection diode array designed for bidirectional transient suppression on four I/O lines or unidirectional protection on five lines, with 5 V reverse stand-off voltage, 12.5 V clamping voltage at 5 A, and 50 pF junction capacitance - deployed in cellular handsets and digital cameras.
For engineers reviewing the GMF05LC-GS08 datasheet, GMF05LC-GS08 pinout, GMF05LC-GS08 application, or GMF05LC-GS08 equivalent, key selection criteria include IEC 61000-4-2/4-5 compliance, SOT-363 footprint constraints, low-leakage (0.1 μA) operation, and 70 W peak pulse power handling under 8/20 μs transients.
Technical Context
This device integrates six discrete avalanche diodes in a single SOT-363 package to provide multi-line ESD protection without external biasing. It operates bidirectionally across four channels or unidirectionally across five channels, with symmetrical breakdown at 6 V (It = 1 mA) and clamping performance validated up to 5 A per line.
The GMF05LC-GS08 uses silicon planar technology with controlled junction capacitance (50 pF at 0 V, 1 MHz) and low forward voltage (1.5 V at 1 A pulse), enabling high-speed data line protection while maintaining signal integrity in USB 1.1, SIM card, and audio interface applications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reverse stand-off voltage | 5 V - Maximum continuous working voltage before conduction begins; defines safe operating margin for 3.3 V and 5 V logic interfaces. |
| Clamping voltage @ 5 A | 12.5 V - Voltage limit during 8/20 μs lightning surge; ensures downstream ICs see no more than 12.5 V under worst-case 5 A transient. |
| Junction capacitance | 50 pF @ 0 V, 1 MHz - Low enough for USB 1.1 (12 Mbps) and audio paths; avoids signal distortion or timing skew. |
| Peak pulse current | 5 A - Withstands IEC 61000-4-5 Level 3 (5 A, 8/20 μs) surges on each protected line. |
| Leakage current | 0.1 μA @ 5 V - Minimizes standby power loss and prevents false triggering in battery-powered portable devices. |
| Operating temperature | −55 °C to +125 °C - Supports extended industrial and automotive cabin environments without derating. |
Pinout & Package
Package: SOT-363 (SC-70-6), plastic case, UL 94 V-0 rated, 6-pin surface-mount package measuring 2.20 mm × 1.35 mm × 1.15 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Anode of Channel 1 (unidir) | Input terminal for first unidirectional protection path; connects to I/O line requiring cathode-to-rail configuration. |
| 2 | Cathode common (GND) | Shared ground reference for all six diodes; must be low-inductance connection to system ground plane. |
| 3 | Anode of Channel 2 (unidir) | Second unidirectional input; used when configuring five-line unidirectional protection (pins 1,3,4,5,6 as anodes). |
| 4 | Anode of Channel 3 (unidir) | Third unidirectional input; enables simultaneous protection of five independent I/O signals referenced to common cathode. |
| 5 | Anode of Channel 4 (unidir) | Fourth unidirectional input; supports full five-line protection mode with pin 2 as sole cathode node. |
| 6 | Anode of Channel 5 (unidir) | Fifth unidirectional input; completes five-channel unidirectional layout; pin 2 remains sole cathode return. |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional 4-line protection | Enables symmetric ESD clamping on four differential or single-ended data lines (e.g., USB D+/D−, SIM CLK/DAT) without polarity constraints. |
| Unidirectional 5-line protection | Supports protection of five independent I/Os (e.g., keypad scan lines, audio MIC/SPK, camera control) using single shared cathode (pin 2). |
| IEC 61000-4-2/4-5 compliant | Validated for 15 kV air discharge, 8 kV contact discharge, and 5 A lightning surge (8/20 μs), meeting industrial and consumer end-equipment certification requirements. |
| Lead (Pb)-free & RoHS-compliant | Meets EU Directive 2002/95/EC and WEEE 2002/96/EC; compatible with lead-free reflow profiles up to 260 °C/10 sec. |
Applications
| Cellular Handsets | Digital Cameras |
|---|---|
Use Scenario: ESD protection on SIM card interface (CLK, DAT, RST, VCC) and audio headset jack contacts exposed to user handling. IC Role / Device Role / Timing Role: Transient voltage suppressor placed directly at connector entry point to shunt ESD energy before reaching baseband processor GPIOs. Use Value: Prevents latch-up or gate oxide damage in 3.3 V logic circuits by clamping transients to ≤12.5 V while adding only 50 pF loading per line. | Use Scenario: Protection of high-speed image sensor control lines (I²C SCL/SDA) and SD card interface pins subject to repeated insertion/removal events. IC Role / Device Role / Timing Role: Low-capacitance ESD clamp ensuring signal rise/fall times remain within I²C specification limits (≤1000 ns) at 400 kHz operation. Use Value: Maintains timing integrity and bus reliability without requiring additional series resistance or layout detuning. |
| Notebook Computers | Cordless Phones |
Use Scenario: USB 1.1 port protection (D+, D−, VBUS, ID) and touchpad I/O lines vulnerable to human-body-model discharges during docking/undocking. IC Role / Device Role / Timing Role: Multi-line TVS array providing coordinated clamping across four bidirectional data lanes with matched dynamic impedance. Use Value: Delivers <1 ns response time and <12.5 V clamping to preserve USB packet integrity during ±8 kV contact ESD events. | Use Scenario: Keypad matrix scanning lines and microphone input path exposed to frequent electrostatic discharge in home/office environments. IC Role / Device Role / Timing Role: Five-channel unidirectional suppressor with shared cathode, minimizing PCB real estate versus discrete diode solutions. Use Value: Reduces component count by 5× versus single-diode packages while maintaining leakage <0.1 μA for battery life optimization. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ESD5Z5.0T1G | Single-channel SOD-523; 5 V VRWM, 14.5 V VC @ 1 A; 30 pF capacitance. | Requires five separate placements for five-line protection; higher board area and assembly cost. | Preferred where ultra-low capacitance (<30 pF) is mandatory and space allows discrete placement. |
| TPD2E001DRSR | Two-channel SOT-563; 5 V VRWM, 12 V VC @ 1 A; 12 pF per channel; integrated ESD + EMI filter. | Limited to two lines; includes RC filtering not present in GMF05LC-GS08; requires different layout strategy. | Chosen when combined ESD/EMI mitigation is required on critical high-frequency analog lines like audio inputs. |
Compared with ESD5Z5.0T1G and TPD2E001DRSR, the GMF05LC-GS08 uniquely delivers five-line unidirectional or four-line bidirectional protection in one SOT-363 footprint, balancing low capacitance, high surge rating, and minimal PCB area - making it optimal for space-constrained portable designs needing multi-line coordination.
Availability
GMF05LC-GS08 is available at Aetrix Electronics and suitable for cellular handsets, digital cameras, notebook computers, and cordless phones requiring stable component supply, RoHS-compliant packaging, and IEC-certified transient immunity.
Supply support for GMF05LC-GS08 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Semiconductors is a global manufacturer of discrete semiconductors and passive components, specializing in high-reliability diodes, MOSFETs, optoelectronics, and protection devices for industrial, automotive, and consumer markets.
The GMF05LC-GS08 belongs to Vishay's GMF series of miniature ESD arrays, engineered specifically for portable electronics with strict size, leakage, and capacitance constraints - targeting handheld, wearables, and compact IoT endpoints.
FAQ
What is the maximum clamping voltage of the GMF05LC-GS08 under IEC 61000-4-5 surge conditions?
The GMF05LC-GS08 clamps to 12.5 V at 5 A peak pulse current (8/20 μs waveform), which corresponds to IEC 61000-4-5 Level 3 surge testing. This value is measured per channel with pin 2 grounded, and ensures protected ICs experience no more than 12.5 V during standardized lightning-induced transients. The GMF05LC-GS08 maintains this clamping performance across its full operating temperature range (−55 °C to +125 °C).
Can the GMF05LC-GS08 be used for bidirectional protection on all six pins?
No - the GMF05LC-GS08 supports bidirectional protection on four I/O lines only (pins 1, 3, 4, 5, 6 configured as anodes with pin 2 as common cathode for unidirectional mode, or paired as back-to-back diodes for bidirectional). Pin 2 is exclusively the common cathode terminal and cannot function as an anode. Bidirectional operation requires external pairing or alternate configuration per Vishay's recommended schematics in Document 85851.
Is the GMF05LC-GS08 compatible with lead-free reflow soldering processes?
Yes, the GMF05LC-GS08 is qualified for lead-free reflow soldering at 260 °C for 10 seconds at the terminals, per its mechanical data. It meets JEDEC J-STD-020 moisture sensitivity level (MSL) requirements and carries RoHS 2002/95/EC and WEEE 2002/96/EC compliance. The SOT-363 package uses matte tin plating and is fully compatible with standard Pb-free reflow profiles.
What is the junction capacitance of the GMF05LC-GS08 and how does it affect high-speed interfaces?
The GMF05LC-GS08 exhibits 50 pF junction capacitance per channel at 0 V and 1 MHz, measured between I/O pin and ground. This value is low enough to avoid signal degradation on USB 1.1 (12 Mbps), I²C (400 kHz), and audio paths, but not suitable for USB 2.0 (480 Mbps) or HDMI. Designers must verify eye diagram integrity in final layout, as trace capacitance adds to the total load seen by the driver.
Does the GMF05LC-GS08 require external biasing or control signals to operate?
No, the GMF05LC-GS08 is a passive ESD protection device with no external bias, enable, or control requirements. It functions solely via avalanche breakdown of integrated silicon diodes when transient voltage exceeds the 6 V breakdown threshold. No power supply, pull-up/down resistors, or timing circuitry is needed - it operates automatically upon overvoltage event detection.
GMF05LC-GS08 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Package/Case:
- 6-TSSOP, SC-88, SOT-363
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Zener
- Unidirectional Channels:
- 5
- Bidirectional Channels:
- 4
- Voltage - Reverse Standoff (Typ):
- 5V (Max)
- Voltage - Breakdown (Min):
- 6V
- Voltage - Clamping (Max) @ Ipp:
- 12.5V
- Current - Peak Pulse (10/1000µs):
- 5A (8/20µs)
- Power - Peak Pulse:
- 70W
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- 50pF @ 1MHz
- Operating Temperature:
- -55°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-363
GMF05LC-GS08 FAQ
1.How can I place an order for GMF05LC-GS08 through Aetrix?
Please submit a Request for Quotation (RFQ) for GMF05LC-GS08 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for GMF05LC-GS08 reliable?
The price and inventory of GMF05LC-GS08 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for GMF05LC-GS08 is usually 5 days.
3.What payment methods are accepted for GMF05LC-GS08?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for GMF05LC-GS08 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for GMF05LC-GS08?
GMF05LC-GS08 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your GMF05LC-GS08 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for GMF05LC-GS08?
For technical support, including GMF05LC-GS08 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your GMF05LC-GS08 requirements.
6.How does Aetrix verify that GMF05LC-GS08 is sourced from the original manufacturer or authorized distributors?
All GMF05LC-GS08 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that GMF05LC-GS08 meets industry standards.
7.What is the process for return or replacement of GMF05LC-GS08?
All GMF05LC-GS08 units undergo pre-shipment inspection (PSI). If there is an issue with GMF05LC-GS08, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The GMF05LC-GS08 part is unused and in its original packaging.
Return procedure for GMF05LC-GS08:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
GMF05LC-GS08 Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

