STMicroelectronics H3LIS100DLTR
- Part No.:
- H3LIS100DLTR
- Manufacturer:
- STMicroelectronics
- Category:
- Accelerometers
- Package:
- 16-VFLGA
- Datasheet:
-
H3LIS100DLTR.pdf
- Description:
- ACCELEROMETER 100G I2C/SPI 16LGA
- Quantity:
- Payment:

- Shipping:

Inventory:13,323
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
H3LIS100DLTR from STMicroelectronics is a low-power, high-g 3-axis digital MEMS accelerometer with ±100 g full-scale range, I²C/SPI serial interface, and ultra-low 10 μA standby current. It operates from 2.16 V to 3.6 V, supports output data rates from 0.5 Hz to 400 Hz, and delivers 8-bit digitized acceleration data for shock detection and impact logging in constrained-space industrial and automotive systems.
For engineers reviewing the H3LIS100DLTR datasheet, H3LIS100DLTR pinout, H3LIS100DLTR application, or H3LIS100DLTR equivalent, key selection criteria include its 10000 g shock survivability, sleep-to-wakeup latency, dual interrupt outputs (INT1/INT2), and TFLGA 3×3×1.0 mm³ 16-pin land grid array package compatibility with high-density PCB layouts.
Technical Context
The H3LIS100DLTR integrates a capacitive MEMS sensing element with an analog front-end, 8-bit ADC, and configurable digital signal path including programmable high-pass filter and interrupt logic. Its dual-mode operation-normal mode (up to 400 Hz ODR) and low-power mode (0.5–10 Hz)-is controlled via dedicated register bits (PM[2:0] in CTRL_REG1).
Communication is supported through either I²C (standard/fast mode, 100/400 kHz) or 4-wire/3-wire SPI (up to 10 MHz), with mode selected by the CS pin level. Interrupt generation is fully configurable per axis and threshold via INT1_CFG/INT2_CFG registers, enabling autonomous wake-up without host polling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Full Scale Range | ±100 g - enables reliable detection of severe mechanical shocks and crash events |
| Supply Voltage | 2.16 V to 3.6 V - compatible with single-cell Li-ion and 3.3 V system rails |
| Low-Power Current | 10 μA - extends battery life in always-on impact monitoring nodes |
| Output Data Rate | 0.5 Hz to 400 Hz - selectable via register for trade-off between responsiveness and power |
| Shock Survivability | 10000 g - survives assembly handling, drop testing, and extreme transient events |
| Digital Interface | I²C/SPI - dual-protocol support simplifies integration across microcontroller platforms |
| Operating Temp | −40 °C to +85 °C - qualified for under-hood, industrial, and outdoor deployment |
Pinout & Package
The H3LIS100DLTR is housed in a 3×3×1.0 mm³ thin fine-pitch land grid array (TFLGA-16) package with 16 solder pads, optimized for space-constrained PCBs and automated reflow assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Vdd_IO | I/O power supply rail - decoupled separately from core Vdd for noise isolation |
| 4 | SCL/SPC | Shared clock input - functions as I²C SCL or SPI SPC depending on CS state |
| 6 | SDA/SDI/SDO | Multi-function bidirectional data line - supports I²C SDA, SPI SDI, and 3-wire SDO |
| 7 | SDO/SA0 | Configurable output/address bit - SPI data out or LSB of I²C address (0x18/0x19) |
| 8 | CS | Interface mode select - high = I²C, low = SPI - also serves as chip select |
| 9, 11 | INT2, INT1 | Dedicated open-drain interrupt outputs - independently configurable for motion, shock, or wakeup events |
| 5, 12, 13, 16 | GND | Four ground connections - reduce impedance and improve noise immunity in high-g sensing |
| 14 | Vdd | Analog/digital core supply - must be decoupled with 100 nF ceramic capacitor near pad |
Key Features
| Feature | Design Value |
|---|---|
| Sleep-to-wakeup function | Enables autonomous transition from 1 μA power-down to active measurement within milliseconds upon threshold-triggered event |
| Dual independent interrupts | INT1 and INT2 support separate configurations (e.g., INT1 for free-fall, INT2 for shock) without host CPU intervention |
| Factory-calibrated sensitivity | 780 mg/digit at ±1 g - eliminates need for end-of-line calibration in most shock-detection applications |
| High-shock survivability | 10000 g rating ensures functional integrity after mechanical abuse during shipping, mounting, or field operation |
| Low-voltage I/O compatibility | 1.8 V tolerant I/Os allow direct interfacing with 1.8 V microcontrollers without level shifters |
Applications
| Industrial Shock Monitoring | Automotive Crash Event Logging |
|---|---|
Use Scenario: Real-time vibration and impact monitoring on CNC machine tools and robotic arms to detect tool breakage or collision. IC Role / Device Role / Timing Role: Accelerometer providing time-stamped ±100 g acceleration samples at 100 Hz to trigger maintenance alerts before catastrophic failure. Use Value: Enables predictive maintenance by capturing transient shock signatures exceeding 50 g with sub-millisecond timing resolution. | Use Scenario: Post-impact data capture in vehicle black-box recorders following sudden deceleration events. IC Role / Device Role / Timing Role: High-g sensor capturing peak acceleration magnitude and direction during crash pulse (<10 ms duration) for ECU fault analysis. Use Value: Survives 10000 g shock while delivering valid data for regulatory compliance reporting and root-cause investigation. |
| Portable Equipment Drop Detection | Asset Tracking Impact Alerts |
Use Scenario: Consumer electronics (e.g., handheld test meters, rugged tablets) detecting free-fall and impact to initiate protective shutdown or memory dump. IC Role / Device Role / Timing Role: Low-power motion detector using sleep-to-wakeup to activate only upon >20 g transient, minimizing system energy use. Use Value: Extends battery life by >95% versus continuous-sampling alternatives while maintaining reliable drop detection. | Use Scenario: Logistics trackers mounted on shipping containers or pallets to log handling impacts exceeding safe thresholds. IC Role / Device Role / Timing Role: Autonomous event logger triggering non-volatile storage write when acceleration exceeds user-defined INT1_THS threshold. Use Value: Provides auditable impact history (timestamp, axis, magnitude) without requiring constant host supervision or polling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-g accelerometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADXL372BCPZ | 200 g FS, 22 μA typical LP current, integrated FIFO, SPI-only interface | Better suited for sustained high-bandwidth shock capture; lacks I²C option | Select when higher full-scale range and embedded data buffering are required over dual-interface flexibility |
| LSM303AGR | ±2/4/8 g FS, 2.5 μA LP current, integrated magnetometer, I²C-only | Optimized for tilt/orientation; insufficient for >10 g shock detection | Choose only for combined motion+compass applications where g-range requirements are ≤8 g |
Compared with ADXL372BCPZ and LSM303AGR, the H3LIS100DLTR uniquely balances ultra-high shock tolerance (10000 g), dual-protocol interface, and 10 μA low-power operation-making it optimal for cost-sensitive, space-constrained impact detectors needing guaranteed survivability and minimal host overhead.
Availability
H3LIS100DLTR is available at Aetrix Electronics and suitable for industrial shock monitoring, automotive crash event logging, portable equipment drop detection, and asset tracking impact alerts requiring stable component supply across long-lifecycle programs.
Supply support for H3LIS100DLTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, sensors, power ICs, and automotive-grade components.
The H3LIS100DLTR belongs to ST's "nano" family of MEMS accelerometers, engineered specifically for high-g shock detection and impact recognition in resource-constrained environments where reliability under mechanical stress is critical.
FAQ
What is the minimum supply voltage required for reliable operation of the H3LIS100DLTR?
The H3LIS100DLTR operates reliably from 2.16 V to 3.6 V. Below 2.16 V, internal regulation fails and sensor output becomes invalid; operation at 2.16 V is confirmed in datasheet Table 4 and validated across temperature. The device does not support undervoltage lockout (UVLO) - external supervision is recommended if brownout risk exists.
Can the H3LIS100DLTR be used in I²C and SPI modes simultaneously?
No. Interface mode is determined solely by the logic level on the CS pin: high enables I²C, low enables SPI. Both protocols share pins (SCL/SPC, SDA/SDI/SDO), so concurrent operation would cause bus contention and undefined behavior. Mode switching requires resetting the device or reconfiguring CS with appropriate timing delays.
How is the 10000 g shock survivability verified for the H3LIS100DLTR?
The 10000 g rating is based on wafer-level mechanical stress testing per JEDEC JESD22-B110, including high-g shock pulses applied directly to the die. This specification reflects physical survivability-not functional accuracy-and is guaranteed across the full −40 °C to +85 °C operating range, as documented in Section 2.1 of the datasheet.
Does the H3LIS100DLTR require external calibration for shock detection applications?
No. The device undergoes factory calibration at ±1 g, yielding a typical sensitivity of 780 mg/digit and zero-g offset accuracy of ±1.5 g. For shock detection (threshold-based, not precision measurement), this calibration is sufficient; high-pass filtering can further suppress DC offset drift without external adjustment.
H3LIS100DLTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 16-VFLGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Digital
- Axis:
- X, Y, Z
- Acceleration Range:
- ±100g
- Sensitivity (LSB/g):
- 1
- Sensitivity (mV/g):
- -
- Bandwidth:
- 25Hz ~ 200Hz
- Output Type:
- I2C, SPI
- Voltage - Supply:
- 2.16V ~ 3.6V
- Features:
- Sleep Mode
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-LGA (3x3)
H3LIS100DLTR FAQ
1.How can I place an order for H3LIS100DLTR through Aetrix?
Please submit a Request for Quotation (RFQ) for H3LIS100DLTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for H3LIS100DLTR reliable?
The price and inventory of H3LIS100DLTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for H3LIS100DLTR is usually 5 days.
3.What payment methods are accepted for H3LIS100DLTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for H3LIS100DLTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for H3LIS100DLTR?
H3LIS100DLTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your H3LIS100DLTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for H3LIS100DLTR?
For technical support, including H3LIS100DLTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your H3LIS100DLTR requirements.
6.How does Aetrix verify that H3LIS100DLTR is sourced from the original manufacturer or authorized distributors?
All H3LIS100DLTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that H3LIS100DLTR meets industry standards.
7.What is the process for return or replacement of H3LIS100DLTR?
All H3LIS100DLTR units undergo pre-shipment inspection (PSI). If there is an issue with H3LIS100DLTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The H3LIS100DLTR part is unused and in its original packaging.
Return procedure for H3LIS100DLTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
H3LIS100DLTR Tags

-
MXC4005XC
Memsic Inc.

-
MC3419
Memsic Inc.

-
MC3479
Memsic Inc.
-
MXC6655XA
Memsic Inc.

-
MC3630
Memsic Inc.
.jpg)
-
LIS2HH12TR
STMicroelectronics
-
KX122-1037
Kionix Inc.
.jpg)
-
LIS2DE12TR
STMicroelectronics
.jpg)
-
LIS2DH12TR
STMicroelectronics

-
MC3635
Memsic Inc.
.jpg)
-
LIS2DS12TR
STMicroelectronics
-
LIS3DHTR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
