My Inquiry
My Account
STMicroelectronics IIS2ICLXTR
- Part No.:
- IIS2ICLXTR
- Manufacturer:
- STMicroelectronics
- Category:
- Accelerometers
- Package:
- -
- Datasheet:
-
IIS2ICLXTR.pdf
- Description:
- 2-AXIS ACCELEROMETER FOR INDUSTR
- Quantity:
- Payment:
- Shipping:
Inventory:9,319
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
IIS2ICLXTR from STMicroelectronics is a high-accuracy, ultralow-noise (15 µg/√Hz), two-axis digital accelerometer with selectable full-scale ranges (±0.5/±1/±2/±3 g), I²C/SPI interface, and embedded machine learning core - designed for precision inclinometry in industrial automation, structural health monitoring, and antenna pointing systems.
For engineers reviewing the IIS2ICLXTR datasheet, IIS2ICLXTR pinout, IIS2ICLXTR application, or IIS2ICLXTR equivalent, key selection criteria include temperature stability (<0.075 mg/°C), 3 KB smart FIFO, programmable finite state machine for dual-sensor motion decoding, and CCLGA-16 package compatibility with harsh-environment soldering per TN0018.
Technical Context
The IIS2ICLXTR integrates a micromachined silicon sensing element with a CMOS interface circuit trimmed to match mechanical characteristics, enabling ±0.5 g to ±3 g full-scale selection and <0.075 mg/°C zero-g drift over −40 °C to +105 °C. Its analog supply range is 1.71 V–3.6 V, and it delivers 0.42 mA typical current consumption at full performance.
It embeds three co-located processing blocks: a 16-state programmable finite state machine (FSM) for real-time pattern detection across internal accelerometer and one external sensor; an 8-flow machine learning core with up to 512 configurable "if-then-else" nodes; and a sensor hub supporting up to 4 external sensors via I²C master mode (Mode 2).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Full Scale Range | Selectable ±0.5/±1/±2/±3 g - enables optimized resolution and dynamic range per application (e.g., ±0.5 g for sub-degree tilt sensing) |
| Noise Density | 15 µg/√Hz - supports <0.01° inclination resolution under static conditions |
| Zero-g Tempco | ±0.075 mg/°C - ensures <0.5 mg total offset drift across −40 °C to +105 °C operating range |
| Power Consumption | 0.42 mA at full performance - enables battery-powered structural monitoring nodes with multi-year runtime |
| Digital Interfaces | I²C (up to 400 kHz) and SPI (3-/4-wire, Mode 0/3) - allows flexible host integration without protocol translation |
| Embedded Intelligence | Programmable FSM (16 states) + ML core (8 flows, 512 nodes) - offloads motion classification from host MCU, reducing system power by >30% in duty-cycled deployments |
| FIFO Depth | 3 KB configurable buffer - stores timestamped data from internal + external sensors, minimizing host polling overhead |
Pinout & Package
Ceramic Cavity Land Grid Array (CCLGA-16) package, 5 mm × 5 mm × 1.7 mm, non-hermetic (epoxy lid seal), rated for −40 °C to +105 °C operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 VDD_IO | I/O power supply | Separate 1.62–3.6 V rail for digital interface; requires 100 nF decoupling for noise immunity |
| 2 CS | Interface mode select | High = I²C enabled / SPI idle; Low = SPI active / I²C disabled - enables hardware-mode switching without firmware reconfig |
| 3 GND | Ground reference | Common 0 V return for analog/digital domains; must be low-impedance connection to minimize offset drift |
| 4 INT2 | Programmable interrupt output | Configurable as DEN, MDRDY (I²C master sync), or event interrupt - supports autonomous wake-up of host processor |
| 5 SDO/SA0 | Data output / address LSB | SDO in SPI mode; SA0 bit for I²C address (D4h/D5h or D6h/D7h) - enables dual-device I²C bus addressing |
| 6 INT1 | Primary interrupt output | Dedicated interrupt for FSM/ML core events, motion detection, or FIFO threshold - reduces software polling latency |
| 7 SDx | I²C master data (MSDA) | Active only in Mode 2; connects to external sensor SDA - enables sensor hub operation without host GPIO overhead |
| 8 & 9 VDD | Analog/digital core supply | 1.71–3.6 V main supply; dual pins reduce IR drop and improve PSRR for low-noise measurement integrity |
| 10 SCL/SPC | Clock input | Shared SCL (I²C) / SPC (SPI); supports 10 MHz SPI clock - ensures timing margin for high-ODR sampling (up to 833 Hz) |
| 11 SDA/SDI/SDO | Bidirectional data | SDA (I²C), SDI (SPI in), SDO (3-wire SPI out) - pin multiplexing simplifies PCB layout while retaining protocol flexibility |
| 12 SCx | I²C master clock (MSCL) | Active only in Mode 2; drives external sensor SCL - enables synchronized multi-sensor acquisition |
| 13 GND | Ground reference | Second ground pin for improved thermal and electrical isolation between analog and digital sections |
| 14–16 NC | No connect | Must be connected to GND or left floating per layout guidelines - prevents parasitic coupling in high-density designs |
Key Features
| Feature | Design Value |
|---|---|
| Embedded Machine Learning Core | 8 concurrent flows with 512 configurable "if-then-else" nodes - enables on-sensor classification of vibration anomalies or activity states without host CPU involvement |
| Programmable Finite State Machine | 16 independent state machines processing accelerometer + one external sensor - supports deterministic, low-latency motion pattern recognition (e.g., robotic joint position transitions) |
| Sensor Hub Architecture | Supports up to 4 external sensors via I²C master (Mode 2) - consolidates data acquisition from gyro, pressure, or temp sensors into single MEMS node |
| Smart 3 KB FIFO | Configurable partitioning with timestamping - eliminates host polling, reduces interrupt frequency by >90%, and enables burst-mode data capture |
| Temperature Compensation | On-chip temperature sensor (16-bit ADC, 256 LSB/°C) with embedded compensation algorithms - corrects sensitivity and offset drift in real time |
Applications
| Precision Inclinometers | Antenna Pointing Systems |
|---|---|
|
Use Scenario: Real-time tilt measurement of telecom base station panels under wind loading and thermal expansion. IC Role / Device Role / Timing Role: Two-axis acceleration sensing with <0.01° resolution, compensated for temperature-induced drift using on-chip thermal data and embedded algorithms. Use Value: Enables closed-loop servo correction without external temperature sensors or calibration tables, reducing BOM count by 2 components. |
Use Scenario: Dynamic alignment of satellite dish actuators during vehicle motion or seismic micro-vibrations. IC Role / Device Role / Timing Role: High-stability accelerometer feeding FSM-triggered interrupts upon angular deviation thresholds, synchronizing with external gyroscope via sensor hub. Use Value: Reduces pointing error to <0.05° RMS by fusing internal accel and external gyro data within 100 µs latency. |
| Structural Health Monitoring | Industrial Robotic Joint Sensing |
|
Use Scenario: Long-term vibration and tilt monitoring of bridge piers and wind turbine towers. IC Role / Device Role / Timing Role: Ultra-low-power (0.42 mA) continuous sampling with ML-core anomaly detection, storing flagged events in 3 KB FIFO. Use Value: Extends battery life to >5 years in wireless sensor nodes while autonomously identifying resonance shifts indicating fatigue cracks. |
Use Scenario: Real-time joint angle estimation and collision avoidance in collaborative robot arms. IC Role / Device Role / Timing Role: Dual-axis acceleration input to FSM detecting abnormal jerk profiles, triggering immediate torque cutoff before mechanical stress exceeds limits. Use Value: Achieves SIL-2 functional safety compliance without external safety controller, cutting system latency to <2 ms. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-accuracy inclinometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LSM6DSRXTR | 6-axis (3-axis accel + 3-axis gyro), no ML core, higher noise (70 µg/√Hz), same CCLGA-16 package | Requires external processing for tilt estimation; lacks FSM/ML for autonomous event detection | Choose when 6-DoF fusion is needed but ultra-low-noise inclinometry is secondary |
| IIS3DWBTR | 3-axis accelerometer, ±2/±4/±8/±16 g FS, 45 µg/√Hz noise, no FSM/ML, LGA-16 package | Lacks dual-sensor processing and temperature-compensated stability (<0.15 mg/°C vs. 0.075 mg/°C) | Choose for cost-sensitive 3-axis applications where sub-degree tilt accuracy is not required |
Compared with LSM6DSRXTR and IIS3DWBTR, the IIS2ICLXTR uniquely delivers 15 µg/√Hz noise, embedded ML+FSM for autonomous decisioning, and <0.075 mg/°C zero-g stability - making it the only option for battery-powered, self-contained inclinometers requiring <0.01° resolution across extended temperature ranges.
Availability
IIS2ICLXTR is available at Aetrix Electronics and suitable for precision inclinometers, antenna pointing systems, structural health monitoring nodes, and industrial robotic joint sensors requiring stable component supply across automotive-grade temperature ranges and long-lifecycle programs.
Supply support for IIS2ICLXTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, designing and manufacturing MEMS sensors, microcontrollers, and power management ICs for industrial, automotive, and consumer markets.
The IIS2ICLXTR belongs to ST's high-accuracy inertial sensor product line, engineered specifically for Industry 4.0 applications demanding ultra-stable tilt measurement, intelligent edge processing, and robust operation from −40 °C to +105 °C.
FAQ
What communication interfaces does the IIS2ICLXTR support, and how are they selected?
The IIS2ICLXTR supports both I²C (up to 400 kHz) and SPI (3- or 4-wire, Mode 0/3) through shared pins. Interface selection is controlled by the CS pin: logic high enables I²C and disables SPI; logic low enables SPI and disables I²C. No firmware configuration is required for basic mode switching - it is hardware-determined at power-on.
How does the embedded machine learning core reduce system-level power consumption?
The ML core executes user-defined classification flows (up to 8 concurrently) directly on the sensor, using accelerometer or fused external sensor data. By detecting motion patterns or anomalies locally, it eliminates the need for continuous host MCU polling or high-frequency data streaming - reducing average system power by up to 35% in duty-cycled industrial monitoring applications.
Can the IIS2ICLXTR interface with external sensors, and if so, how many and what types?
Yes - in Mode 2, the IIS2ICLXTR operates as an I²C master supporting up to 4 external sensors (e.g., gyroscopes, pressure sensors, or additional accelerometers) via dedicated MSDA and MSCL pins. The sensor hub manages synchronization, timestamping, and data buffering, enabling coherent multi-sensor acquisition without host intervention.
What is the significance of the CCLGA-16 package, and are there special handling requirements?
The CCLGA-16 (5 mm × 5 mm × 1.7 mm) uses a ceramic cavity for mechanical stability and low thermal stress, critical for maintaining <0.075 mg/°C zero-g drift. However, its epoxy-sealed lid is non-hermetic; ST advises customers to assess reliability in high-humidity or corrosive environments per TN0018 design guidelines.
IIS2ICLXTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- -
- Axis:
- X, Y
- Acceleration Range:
- ±0.5g, 1g, 2g, 3g
- Sensitivity (LSB/g):
- -
- Sensitivity (mV/g):
- -
- Bandwidth:
- -
- Output Type:
- I2C, SPI
- Voltage - Supply:
- 1.71V ~ 3.6V
- Features:
- -
- Operating Temperature:
- -40°C ~ 105°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
IIS2ICLXTR FAQ
1.How can I place an order for IIS2ICLXTR through Aetrix?
Please submit a Request for Quotation (RFQ) for IIS2ICLXTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for IIS2ICLXTR reliable?
The price and inventory of IIS2ICLXTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for IIS2ICLXTR is usually 5 days.
3.What payment methods are accepted for IIS2ICLXTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for IIS2ICLXTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for IIS2ICLXTR?
IIS2ICLXTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your IIS2ICLXTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for IIS2ICLXTR?
For technical support, including IIS2ICLXTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your IIS2ICLXTR requirements.
6.How does Aetrix verify that IIS2ICLXTR is sourced from the original manufacturer or authorized distributors?
All IIS2ICLXTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that IIS2ICLXTR meets industry standards.
7.What is the process for return or replacement of IIS2ICLXTR?
All IIS2ICLXTR units undergo pre-shipment inspection (PSI). If there is an issue with IIS2ICLXTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The IIS2ICLXTR part is unused and in its original packaging.
Return procedure for IIS2ICLXTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
IIS2ICLXTR Tags
-
MXC4005XC
Memsic Inc.
-
MC3419
Memsic Inc.
-
MC3479
Memsic Inc.
-
MXC6655XA
Memsic Inc.
-
MC3630
Memsic Inc.
.jpg)
-
LIS2HH12TR
STMicroelectronics
-
KX122-1037
Kionix Inc.
-
LIS2DE12TR
STMicroelectronics
-
LIS2DH12TR
STMicroelectronics
-
MC3635
Memsic Inc.
-
LIS2DS12TR
STMicroelectronics
-
LIS3DHTR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
