Microchip Technology JAN1N6140AUS/TR
- Part No.:
- JAN1N6140AUS/TR
- Manufacturer:
- Microchip Technology
- Category:
- TVS Diodes
- Package:
- SQ-MELF, C
- Datasheet:
-
JAN1N6140AUS/TR.pdf
- Description:
- BI-DIRECTIONAL TVS
- Quantity:
- Payment:

- Shipping:

Inventory:5,912
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
JAN1N6140AUS/TR from Microsemi is a military-qualified, voidless hermetically sealed bidirectional Transient Voltage Suppressor (TVS) in SQ-MELF package, rated for 1500 W peak pulse power (10/1000 µs), 6.2 V working standoff voltage (VWM), and 12.1 V clamping voltage (VC) at 124 A peak pulse current. It serves as primary overvoltage protection in high-reliability aerospace power interfaces.
For engineers reviewing the JAN1N6140AUS/TR datasheet, JAN1N6140AUS/TR pinout, JAN1N6140AUS/TR application, or JAN1N6140AUS/TR equivalent, key selection criteria include MIL-PRF-19500/516 qualification level (JAN), bidirectional clamping behavior, glass-body thermal resistance (5.0 °C/W), and IEC61000-4-2/4-4/4-5 compliance for ESD, EFT, and lightning surge immunity.
Technical Context
This device operates as a bidirectional avalanche diode with no polarity marking, leveraging hard-glass construction and Category 1 metallurgical bonds to sustain repeated 1500 W transients without degradation. Its breakdown voltage is 7.79 V at 150 mA, with temperature coefficient αV(BR) = 0.06 %/°C and standby leakage ≤100 µA at 6.2 V.
Designed for surface-mount reliability in extreme environments, it features voidless hermetic sealing, tin/lead-plated copper terminals, and square-end-cap geometry for precise automated placement. Thermal derating follows linear reduction of off-state power above 150 °C junction temperature, reaching zero at 175 °C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VWM | 6.2 V - Maximum continuous reverse/forward voltage before conduction begins; defines circuit operating margin. |
| VBR @ IBR | 7.79 V @ 150 mA - Avalanche onset threshold; ensures predictable turn-on during transients. |
| VC @ IPP | 12.1 V @ 124 A - Clamped voltage during 10/1000 µs surge; limits downstream IC stress. |
| PPP | 1500 W - Peak pulse power handling; supports MIL-STD-461 CS115/CS116-level surges. |
| TJ/TSTG | −55 to +175 °C - Extended operational and storage range for space-grade thermal cycling. |
| RθJEC | 5.0 °C/W - Junction-to-end-cap thermal resistance; enables direct heatsinking via end caps. |
| αVBR | 0.06 %/°C - Low drift with temperature; maintains clamping stability across flight envelopes. |
Pinout & Package
Package: SQ-MELF (Square-End Cap Metal Electrode Leadless Face), hermetically sealed voidless hard glass with tungsten slugs; dimensions: BD = 0.183–0.202 in (4.65–5.13 mm), BL = 0.205–0.245 in (5.21–6.22 mm), ECT = 0.019–0.028 in (0.48–0.71 mm).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Anode/Cathode (bidirectional) | Common transient conduction path | No polarity marking; symmetric avalanche structure allows equal clamping in both directions. |
| End Caps (both ends) | Thermal and electrical terminals | Directly soldered to PCB pads; serve as primary heat dissipation path per RθJEC = 5.0 °C/W. |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional clamping | Enables single-device protection on AC lines or ungrounded differential buses without polarity concerns. |
| Category 1 metallurgical bonds | Guarantees bond integrity under mechanical shock, vibration, and thermal cycling per MIL-STD-883. |
| Voidless hermetic seal | Prevents moisture ingress and internal corrosion over 20+ year mission lifetimes in vacuum or humid environments. |
| MIL-PRF-19500/516 qualification | JAN level certification confirms screening for radiation hardness, lot traceability, and burn-in per military procurement standards. |
| Square-end-cap geometry | Ensures consistent coplanarity and placement accuracy during high-speed SMT assembly; eliminates tombstoning risk. |
Applications
| Aerospace Power Distribution | Avionics Data Bus Protection |
|---|---|
Use Scenario: Protection of 28 V DC bus inputs in satellite power management units exposed to load dump and EMP events. IC Role / Device Role / Timing Role: Primary bidirectional TVS clamping transient energy before it reaches DC-DC converters and FPGAs. Use Value: Withstands 1500 W surges while holding clamped voltage to 12.1 V-well below 15 V absolute maximum ratings of downstream regulators. | Use Scenario: Surge suppression on ARINC 429 or MIL-STD-1553B data line receivers in flight control computers. IC Role / Device Role / Timing Role: Fast-response transient clamp placed directly at connector entry point to prevent coupling into signal conditioning ICs. Use Value: 124 A peak pulse current capacity and <1 ns response time meet IEC61000-4-5 Level 3 (2 kV) requirements for avionics. |
| Military Vehicle ECUs | Ground-Based Radar Power Inputs |
Use Scenario: Input protection for engine control modules subjected to ISO 7637-2 Pulse 5a (load dump) up to 60 V. IC Role / Device Role / Timing Role: Standoff-rated TVS absorbing >95% of surge energy before upstream fuses open. Use Value: 6.2 V VWM provides safe margin above 5 V logic rails while enabling robust 1500 W surge handling. | Use Scenario: Front-end protection of 115 VAC-derived DC supplies feeding T/R modules in phased-array radar systems. IC Role / Device Role / Timing Role: Bidirectional clamp on rectified output to suppress switching transients and lightning-induced ring waves. Use Value: Hermetic glass package withstands high humidity and salt fog per MIL-STD-810H Method 509.5. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar transient voltage suppression applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| JANTX1N6140AUS/TR | Higher screening level (JANTX vs JAN); includes additional burn-in and parametric testing per MIL-PRF-19500/516. | Required for programs specifying JANTX-level reliability (e.g., DoD prime contracts with stricter lot acceptance). | Select when full JANTX screening documentation and extended test reports are contractually mandated. |
| 1N6140AUS/TR | Commercial-grade version; not MIL-qualified; RoHS-compliant matte-tin plating available. | Suitable only for non-military industrial applications where radiation hardness and long-term hermeticity are not required. | Choose for cost-sensitive ground-based systems with commercial supply chain constraints and no MIL-spec compliance needs. |
Compared with JANTX1N6140AUS/TR and 1N6140AUS/TR, the JAN1N6140AUS/TR delivers verified JAN-level screening with documented lot traceability and hermeticity assurance-critical for spaceflight and nuclear-hardened platforms where failure modes must be excluded by design, not just tested.
Availability
JAN1N6140AUS/TR is available at Aetrix Electronics and suitable for aerospace power distribution, avionics data bus protection, military vehicle ECUs, and ground-based radar power inputs requiring stable component supply across extended production lifecycles.
Supply support for JAN1N6140AUS/TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microsemi Corporation (now part of Microchip Technology) designs high-reliability analog and mixed-signal semiconductors for aerospace, defense, and industrial markets, with emphasis on radiation-hardened and MIL-qualified components.
The JAN1N6140AUS/TR belongs to Microsemi's legacy 1N61xxAUS TVS family, engineered specifically for mission-critical transient suppression where hermetic sealing, Category 1 bonding, and MIL-PRF-19500/516 compliance are mandatory.
FAQ
What is the clamping voltage of JAN1N6140AUS/TR at its rated peak pulse current?
The JAN1N6140AUS/TR has a maximum clamping voltage (VC) of 12.1 V at 124 A peak pulse current (IPP) under the standard 10/1000 µs waveform. This value is measured per MIL-STD-750 Method 3019 and guarantees that downstream circuitry remains within safe operating limits during surge events. The low VC relative to VWM (6.2 V) reflects tight process control and stable avalanche characteristics inherent to the JAN1N6140AUS/TR's hard-glass construction.
Is JAN1N6140AUS/TR compatible with lead-free reflow processes?
JAN1N6140AUS/TR uses tin/lead (SnPb) plating per standard specification and is rated for solder temperature up to 260 °C for 10 seconds-compatible with SnPb reflow profiles. While RoHS-compliant matte-tin versions exist for commercial-grade 1N6140AUS/TR, the JAN1N6140AUS/TR itself is not RoHS-compliant and requires Pb-based assembly. Its thermal resistance (RθJEC = 5.0 °C/W) and glass-body construction remain stable under controlled Pb-free thermal excursions, but full qualification for Pb-free reflow is not documented for the JAN variant.
Does JAN1N6140AUS/TR require polarity-aware PCB layout?
No, JAN1N6140AUS/TR is a bidirectional TVS with no polarity marking and symmetric avalanche characteristics-its anode and cathode terminals are functionally identical. The device clamps equally in both directions, making it ideal for AC-coupled lines, floating grounds, or ungrounded differential buses. PCB layout requires only two symmetric SMT pads matching the SQ-MELF footprint; orientation does not affect electrical performance or surge protection capability.
How does JAN1N6140AUS/TR meet IEC61000-4-5 surge immunity requirements?
JAN1N6140AUS/TR meets IEC61000-4-5 Level 3 (2 kV line-to-earth, 1 kV line-to-line) through its 1500 W peak pulse power rating and 12.1 V clamping voltage at 124 A. When deployed with appropriate series impedance (e.g., 2 Ω line impedance), it limits induced surge voltages to <15 V at protected IC inputs. Its fast response (<1 ns) and hermetic construction ensure consistent performance across temperature extremes and long-term reliability-key for certified avionics and military platform compliance.
What is the maximum steady-state power dissipation of JAN1N6140AUS/TR at 25 °C ambient?
At TA = 25 °C, the JAN1N6140AUS/TR has a steady-state off-state power rating (PD) of 3.0 W. This value assumes adequate PCB thermal management (e.g., copper pour under end caps) and is derived from its thermal resistance junction-to-ambient (RθJA ≈ 50 °C/W). Derating begins linearly above 25 °C, reaching 0 W at 85 °C ambient per Figure 5 in the datasheet-critical for sustained operation in enclosed avionics enclosures.
JAN1N6140AUS/TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Package/Case:
- SQ-MELF, C
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- -
- Bidirectional Channels:
- 1
- Voltage - Reverse Standoff (Typ):
- 6.2V
- Voltage - Breakdown (Min):
- 7.79V
- Voltage - Clamping (Max) @ Ipp:
- 12.1V
- Current - Peak Pulse (10/1000µs):
- 124A
- Power - Peak Pulse:
- 1500W (1.5kW)
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- -
- Operating Temperature:
- -55°C ~ 175°C (TJ)
- Grade:
- Military
- Qualification:
- MIL-PRF-19500/516
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- C, SQ-MELF
JAN1N6140AUS/TR FAQ
1.How can I place an order for JAN1N6140AUS/TR through Aetrix?
Please submit a Request for Quotation (RFQ) for JAN1N6140AUS/TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for JAN1N6140AUS/TR reliable?
The price and inventory of JAN1N6140AUS/TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for JAN1N6140AUS/TR is usually 5 days.
3.What payment methods are accepted for JAN1N6140AUS/TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for JAN1N6140AUS/TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for JAN1N6140AUS/TR?
JAN1N6140AUS/TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your JAN1N6140AUS/TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for JAN1N6140AUS/TR?
For technical support, including JAN1N6140AUS/TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your JAN1N6140AUS/TR requirements.
6.How does Aetrix verify that JAN1N6140AUS/TR is sourced from the original manufacturer or authorized distributors?
All JAN1N6140AUS/TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that JAN1N6140AUS/TR meets industry standards.
7.What is the process for return or replacement of JAN1N6140AUS/TR?
All JAN1N6140AUS/TR units undergo pre-shipment inspection (PSI). If there is an issue with JAN1N6140AUS/TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The JAN1N6140AUS/TR part is unused and in its original packaging.
Return procedure for JAN1N6140AUS/TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
JAN1N6140AUS/TR Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

