Microchip Technology JAN1N6156AUS/TR
- Part No.:
- JAN1N6156AUS/TR
- Manufacturer:
- Microchip Technology
- Category:
- TVS Diodes
- Package:
- SQ-MELF, C
- Datasheet:
-
JAN1N6156AUS/TR.pdf
- Description:
- BI-DIRECTIONAL TVS
- Quantity:
- Payment:

- Shipping:

Inventory:8,973
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
JAN1N6156AUS/TR from Microsemi is a military-qualified, voidless hermetically sealed bidirectional Transient Voltage Suppressor (TVS) in SQ-MELF package, rated for 1500 W peak pulse power (10/1000 µs), 29.7 V working standoff voltage (VWM), and 53.6 V clamping voltage (VC) at 28.0 A peak pulse current. It operates across –55 °C to +175 °C and is used in high-reliability avionics power rail protection.
For engineers reviewing the JAN1N6156AUS/TR datasheet, JAN1N6156AUS/TR pinout, JAN1N6156AUS/TR application, or JAN1N6156AUS/TR equivalent, key selection criteria include its MIL-PRF-19500/516 JAN-level qualification, bidirectional clamping behavior, glass-body thermal resistance (5.0 °C/W), and IEC61000-4-2/4-4/4-5 compliance for ESD, EFT, and lightning surge immunity.
Technical Context
This TVS employs hard-glass construction with internal Category 1 metallurgical bonds for radiation hardness and long-term reliability under thermal cycling. Its bidirectional architecture provides symmetrical clamping without polarity marking, enabling use on AC-coupled or floating signal lines.
The device delivers 1500 W peak pulse power at 10/1000 µs waveform with a temperature coefficient of breakdown voltage (αVBR) of 0.095 %/°C, and exhibits <5 µA standby current at 29.7 VWM, ensuring minimal leakage in standby operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VWM | 29.7 V - Maximum continuous DC or repetitive peak voltage before clamping initiates |
| VC @ IPP | 53.6 V at 28.0 A - Clamped voltage during 10/1000 µs surge, limiting downstream stress |
| PPP | 1500 W - Peak transient energy handling capability per single impulse |
| TJ/TSTG | –55 °C to +175 °C - Full military-grade operating and storage range |
| RθJEC | 5.0 °C/W - Junction-to-end-cap thermal resistance, critical for pulsed power dissipation |
| ID @ VWM | 5 µA - Low leakage ensures minimal power loss and signal integrity in high-impedance circuits |
| αVBR | 0.095 %/°C - Predictable VBR drift over temperature for stable clamping threshold |
Pinout & Package
SQ-MELF (Square-End-Cap Metal Electrode Leadless Face) hermetically sealed glass package with tungsten slugs and tin/lead-plated copper terminals; no polarity marking due to bidirectional symmetry.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Anode/Cathode (bidirectional) | Transient conduction path | Both ends function identically - conducts surge current in either direction when V exceeds VWM |
| End Cap (both ends) | Thermal interface & mechanical anchor | Direct heat transfer path to PCB pad; enables 5.0 °C/W RθJEC and robust mounting |
Key Features
| Feature | Design Value |
|---|---|
| Voidless hermetic seal | Prevents moisture ingress and internal corrosion over 20+ year field life in harsh environments |
| Category 1 metallurgical bonds | Ensures bond integrity under shock, vibration, and thermal cycling per MIL-STD-883 |
| MIL-PRF-19500/516 JAN qualification | Validated screening including burn-in, temperature cycling, and lot acceptance testing |
| Triple-layer passivation | Enhances surface insulation resistance and prevents leakage path formation on glass body |
Applications
| Aerospace Power Distribution | Ground Vehicle Data Bus Protection |
|---|---|
Use Scenario: Protecting 28 V DC bus inputs in satellite power conditioning units exposed to load dump and ESD events. IC Role / Device Role / Timing Role: Bidirectional TVS clamping transient overvoltage before it reaches DC-DC converters and FPGAs. Use Value: Withstands 1500 W surges while maintaining <5 µA leakage at 29.7 VWM, preserving efficiency and system uptime. | Use Scenario: Shielding CAN FD transceivers in armored vehicle control modules from ignition noise and EMP coupling. IC Role / Device Role / Timing Role: Fast-response voltage clamp suppressing sub-100 ns transients induced on 12 V supply rails. Use Value: 53.6 V clamping at 28 A limits downstream voltage excursion to safe levels for 3.3 V logic interfaces. |
| Military Radio Front-End | High-Reliability Test Equipment |
Use Scenario: Safeguarding RF amplifier bias lines in HF/VHF manpack radios subjected to antenna-static discharge. IC Role / Device Role / Timing Role: Standoff-rated TVS absorbing ESD pulses up to ±15 kV per IEC61000-4-2 Level 4. Use Value: Radiation-hardened glass construction ensures no parametric shift after 100 krad(Si) total ionizing dose exposure. | Use Scenario: Protecting precision analog front-ends in automated test equipment interfacing with legacy industrial sensors. IC Role / Device Role / Timing Role: Bidirectional clamping on ±15 V op-amp supply rails against switching transients from relay drivers. Use Value: Symmetrical clamping response (<1 ns turn-on) prevents latch-up in rail-to-rail input amplifiers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar transient suppression applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| JANTXV1N6156AUS | Higher screening level (JANTXV vs JAN); tighter parameter limits and extended environmental testing | Required for space-qualified systems where burn-in and radiation testing are mandated | Select JANTXV version only if program requirements exceed JAN-level screening |
| 1N6156AUS | Commercial-grade version; not MIL-qualified, RoHS-compliant matte-tin plating available | Suitable for non-military industrial designs requiring same electrical specs but no military screening | Choose commercial variant for cost-sensitive, non-safety-critical applications with standard reflow profiles |
Compared with JANTXV1N6156AUS and 1N6156AUS, the JAN1N6156AUS/TR offers the optimal balance of military reliability assurance and production scalability-delivering full JAN-level qualification without the extended test overhead of JANTXV, and retaining hermetic glass robustness absent in commercial plastic-packaged alternatives.
Availability
JAN1N6156AUS/TR is available at Aetrix Electronics and suitable for aerospace power distribution, ground vehicle data bus protection, and military radio front-end designs requiring stable component supply across extended procurement cycles.
Supply support for JAN1N6156AUS/TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microsemi Corporation (now part of Microchip Technology) is a U.S.-based semiconductor company specializing in high-reliability analog and mixed-signal ICs, discrete devices, and RF solutions for defense, aerospace, and industrial markets.
The 1N6138AUS–1N6173AUS family was engineered specifically for mission-critical transient suppression in MIL-STD-461-compliant platforms, emphasizing hermeticity, radiation tolerance, and repeatable clamping performance under extreme thermal and mechanical stress.
FAQ
What is the clamping voltage of JAN1N6156AUS/TR at its rated peak pulse current?
The JAN1N6156AUS/TR has a maximum clamping voltage (VC) of 53.6 V at 28.0 A peak pulse current (IPP) under the standard 10/1000 µs waveform. This value is measured per MIL-PRF-19500/516 test conditions and defines the upper voltage limit imposed on protected circuitry during surge events. The clamping performance is guaranteed across the full –55 °C to +175 °C junction temperature range, making JAN1N6156AUS/TR suitable for engine bay or avionics bay deployments.
Is JAN1N6156AUS/TR compatible with lead-free reflow processes?
JAN1N6156AUS/TR uses tin/lead terminal plating and is rated for solder temperature up to 260 °C for 10 seconds, aligning with SnPb reflow profiles. It is not qualified for lead-free reflow (which typically requires >260 °C peak), and Microsemi does not offer a RoHS-compliant version of the JAN-level part. For lead-free assembly, consider the commercial 1N6156AUS variant, which supports matte-tin plating and meets JEDEC J-STD-020 moisture sensitivity level 1.
Does JAN1N6156AUS/TR require polarity-aware PCB layout?
No - JAN1N6156AUS/TR is a bidirectional TVS with no polarity marking or functional anode/cathode distinction. Its symmetric breakdown and clamping behavior allows placement in either orientation on the PCB. This simplifies layout for differential lines, AC-coupled interfaces, or floating grounds, and eliminates risk of reverse installation. The SQ-MELF package's square end caps further support automated optical recognition regardless of rotation.
How does the thermal resistance of JAN1N6156AUS/TR impact its surge handling capability?
JAN1N6156AUS/TR specifies a junction-to-end-cap thermal resistance (RθJEC) of 5.0 °C/W, meaning each watt of pulsed power raises the junction temperature by 5 °C above the end-cap temperature. Since its 1500 W peak pulse rating assumes short-duration impulses (<1 ms), this low RθJEC enables rapid heat transfer into the PCB copper, preventing thermal runaway. For repetitive surges, derating per Figure 4 in the datasheet is required to maintain TJ ≤ 175 °C.
What standards does JAN1N6156AUS/TR meet for electromagnetic immunity?
JAN1N6156AUS/TR provides protection compliant with IEC61000-4-2 (ESD ±15 kV air/±8 kV contact), IEC61000-4-4 (EFT 4 kV), and select levels of IEC61000-4-5 (lightning surge). These capabilities are inherent to its 1500 W peak pulse rating and fast response time (<1 ns), and are validated in the context of MIL-STD-461 RS103 radiated susceptibility and CS115 conducted transient testing. Its performance is documented in Microsemi MicroNote 050 for radiation-hardened deployment.
JAN1N6156AUS/TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Package/Case:
- SQ-MELF, C
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- -
- Bidirectional Channels:
- 1
- Voltage - Reverse Standoff (Typ):
- 29.7V
- Voltage - Breakdown (Min):
- 37.1V
- Voltage - Clamping (Max) @ Ipp:
- 53.6V
- Current - Peak Pulse (10/1000µs):
- 28A
- Power - Peak Pulse:
- 1500W (1.5kW)
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- -
- Operating Temperature:
- -55°C ~ 175°C (TJ)
- Grade:
- Military
- Qualification:
- MIL-PRF-19500/516
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- C, SQ-MELF
JAN1N6156AUS/TR FAQ
1.How can I place an order for JAN1N6156AUS/TR through Aetrix?
Please submit a Request for Quotation (RFQ) for JAN1N6156AUS/TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for JAN1N6156AUS/TR reliable?
The price and inventory of JAN1N6156AUS/TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for JAN1N6156AUS/TR is usually 5 days.
3.What payment methods are accepted for JAN1N6156AUS/TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for JAN1N6156AUS/TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for JAN1N6156AUS/TR?
JAN1N6156AUS/TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your JAN1N6156AUS/TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for JAN1N6156AUS/TR?
For technical support, including JAN1N6156AUS/TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your JAN1N6156AUS/TR requirements.
6.How does Aetrix verify that JAN1N6156AUS/TR is sourced from the original manufacturer or authorized distributors?
All JAN1N6156AUS/TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that JAN1N6156AUS/TR meets industry standards.
7.What is the process for return or replacement of JAN1N6156AUS/TR?
All JAN1N6156AUS/TR units undergo pre-shipment inspection (PSI). If there is an issue with JAN1N6156AUS/TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The JAN1N6156AUS/TR part is unused and in its original packaging.
Return procedure for JAN1N6156AUS/TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
JAN1N6156AUS/TR Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

