Microchip Technology JAN1N6166US/TR
- Part No.:
- JAN1N6166US/TR
- Manufacturer:
- Microchip Technology
- Category:
- TVS Diodes
- Package:
- SQ-MELF, C
- Datasheet:
-
JAN1N6166US/TR.pdf
- Description:
- BI-DIRECTIONAL TVS
- Quantity:
- Payment:

- Shipping:

Inventory:7,951
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
JAN1N6166US/TR from Microsemi is a voidless hermetically sealed, bidirectional Transient Voltage Suppressor (TVS) qualified to MIL-PRF-19500/516 at JAN reliability level. It provides 76.0 V working standoff voltage (VWM), 95.0 V minimum breakdown voltage (V(BR)) at 12 mA, and clamps transients to 137.6 V at 10.9 A (10/1000 µs pulse), delivering 1500 W peak pulse power for high-reliability aerospace and defense power rail protection.
For engineers reviewing the JAN1N6166US/TR datasheet, JAN1N6166US/TR pinout, JAN1N6166US/TR application, or JAN1N6166US/TR equivalent, this military-grade TVS offers verified ESD/EFT/IEC61000-4-5 secondary lightning protection, Category 1 metallurgical bonds, triple-layer passivation, and RoHS-compliant tin-lead terminations - critical for mission-critical transient suppression in harsh-environment electronics.
Technical Context
This device operates as a bidirectional clamping TVS with no polarity marking, designed for symmetric surge suppression on AC lines or unidirectional rails where reverse polarity events must be tolerated. Its hard-glass hermetic package enables operation from −55 °C to +175 °C junction temperature, with thermal resistance of 5.0 °C/W from junction to end cap.
It delivers 1500 W peak pulse power under 10/1000 µs waveform per MIL-STD-750 Method 2072, with 0.100 %/°C temperature coefficient of breakdown voltage and <5 µA standby current at VWM - ensuring stable clamping behavior across wide temperature excursions in avionics and satellite power systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VWM | 76.0 V - Maximum continuous DC or repetitive peak voltage the device blocks without conduction. |
| V(BR) min | 95.0 V @ 12 mA - Minimum voltage at which device enters controlled avalanche breakdown; defines lower limit of clamping threshold. |
| VC @ IPP | 137.6 V @ 10.9 A (10/1000 µs) - Clamped voltage during worst-case surge; determines maximum stress imposed on protected circuitry. |
| PPP | 1500 W - Peak impulse power handling capability; validates robustness against lightning-induced surges per IEC61000-4-5. |
| ID @ VWM | ≤5 µA - Leakage current at rated standoff voltage; ensures minimal power loss and signal integrity in always-on systems. |
| αV(BR) | 0.100 %/°C - Temperature coefficient of breakdown voltage; enables accurate clamping margin calculation over full military temperature range. |
| TJ/TSTG | −55 to +175 °C - Extended operating and storage temperature range required for space-grade and airborne electronics. |
Pinout & Package
Package: SQ-MELF (C-type surface-mount glass body with square-end-cap terminals); hermetically sealed voidless hard glass with tungsten slugs; tin/lead plated copper terminals; weight ≈1100 mg.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Anode/Cathode (bidirectional) | Surge current path | No polarity marking - symmetrical structure allows identical clamping in either direction; both ends serve as interchangeable surge conduction terminals. |
| End caps | Thermal and electrical interface | Directly bonded tungsten slugs provide low thermal resistance (5.0 °C/W) and mechanical stability for high-reliability solder reflow and thermal cycling. |
Key Features
| Feature | Design Value |
|---|---|
| Voidless hermetic seal | Eliminates internal moisture ingress and outgassing risk - essential for long-term reliability in vacuum and high-humidity military environments. |
| Category 1 metallurgical bonds | Guarantees bond integrity under extreme shock/vibration (MIL-STD-883 Method 2011); prevents interfacial failure during repeated surge events. |
| Triple-layer passivation | Provides enhanced surface insulation and contamination resistance - critical for maintaining leakage specs in contaminated or salt-fog-exposed platforms. |
| MIL-PRF-19500/516 qualification | Validated performance across JAN-level screening including burn-in, temperature cycling, and life testing - required for DoD procurement compliance. |
Applications
| Aerospace Power Distribution | Defense Radar Front-End |
|---|---|
Use Scenario: Protection of 28 V DC bus in satellite power conditioning units exposed to launch vibration and cosmic radiation-induced transients. IC Role / Device Role / Timing Role: Bidirectional clamping TVS placed across input rails to suppress ESD, load dump, and coupling-induced spikes before DC/DC converters. Use Value: Maintains ≤5 µA leakage at 76 V standoff while clamping 10.9 A surges to 137.6 V - preserving downstream converter UVLO margins and preventing latch-up. |
Use Scenario: Surge suppression on RF receiver bias lines in ground-based radar systems subjected to nearby lightning strikes per IEC61000-4-5 Level 4. IC Role / Device Role / Timing Role: Fast-response transient clamp on low-noise amplifier (LNA) supply rails to prevent damage without degrading RF signal integrity. Use Value: 1500 W peak pulse rating and 0.100 %/°C αV(BR) ensure consistent clamping across −55 to +125 °C ambient - critical for outdoor radar reliability. |
| Avionics Flight Control Interface | Tactical Radio Data Lines |
Use Scenario: Input protection for ARINC 429 receivers in fly-by-wire control computers where single-point failure is unacceptable. IC Role / Device Role / Timing Role: Bidirectional TVS on differential data line pairs to absorb ESD (IEC61000-4-2 ±15 kV contact) and EFT bursts without polarity concern. Use Value: Square-end-cap terminals enable precise placement and solder joint reliability; hermetic seal prevents latent failure from humidity-induced leakage drift. |
Use Scenario: Protection of RS-422/RS-485 serial links in handheld tactical radios deployed in desert and maritime environments. IC Role / Device Role / Timing Role: Standoff-clamp TVS on communication bus lines to suppress induced transients from antenna coupling and battery switching noise. Use Value: 76.0 V VWM matches typical 48 V nominal bus; 137.6 V VC ensures protected transceivers remain within absolute maximum ratings during 10/1000 µs surges. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar transient voltage suppression applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 1N6166AUS | Same electrical specs but commercial-grade (non-JAN), no MIL-PRF-19500/516 qualification, RoHS-compliant matte-tin termination only. | Lacks JAN-level screening; unsuitable for DoD or space programs requiring traceable military qualification. | Select when cost-sensitive commercial or industrial designs require identical clamping performance without military screening. |
| JANTXV1N6166US/TR | Identical package and electrical parameters, but qualified to JANTXV level - includes extended temperature testing, lot acceptance testing, and tighter parametric limits. | Required for higher-tier avionics and missile guidance systems where failure probability must be below 10⁻⁶ FIT. | Select when system-level reliability requirements exceed JAN-level screening, especially for flight-critical subsystems. |
Compared with 1N6166AUS and JANTXV1N6166US/TR, the JAN1N6166US/TR delivers certified MIL-PRF-19500/516 JAN-level reliability at a balanced cost/performance point - making it optimal for non-flight-critical but high-assurance platforms such as UAV command links and ground station power interfaces.
Availability
JAN1N6166US/TR is available at Aetrix Electronics and suitable for aerospace power distribution, defense radar front-end protection, avionics flight control interface, and tactical radio data lines requiring stable component supply across extended product lifecycles.
Supply support for JAN1N6166US/TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microsemi Corporation (now part of Microchip Technology) is a U.S.-based semiconductor company specializing in high-reliability analog and mixed-signal ICs, discrete devices, and radiation-hardened components for aerospace, defense, and industrial markets.
The JAN1N6166US/TR belongs to Microsemi's military-qualified TVS diode family, engineered specifically for survivability in extreme electromagnetic environments - including lightning-induced surges, ESD, and nuclear-hardened platform requirements.
FAQ
What is the clamping voltage of JAN1N6166US/TR under a 10/1000 µs surge?
The JAN1N6166US/TR clamps to a maximum of 137.6 V when subjected to a 10.9 A peak pulse current with a 10/1000 µs waveform. This value is measured per MIL-STD-750 Method 2072 and defines the upper voltage limit imposed on protected circuitry during transient events. The clamping performance is guaranteed across the full −55 °C to +175 °C junction temperature range, and the JAN1N6166US/TR maintains this specification after full MIL-PRF-19500/516 JAN-level qualification screening.
Is JAN1N6166US/TR RoHS compliant?
No, the JAN1N6166US/TR uses standard tin/lead (SnPb) plating on its copper terminals, as required for military-grade solderability and reliability under thermal cycling. RoHS-compliant matte-tin versions are only available in commercial-grade variants (e.g., 1N6166AUS), not in JAN-qualified parts. The JAN1N6166US/TR complies with MIL-PRF-19500/516 mechanical and electrical requirements, and its SnPb finish ensures proven joint integrity in high-reliability reflow profiles.
What does the "US" suffix mean in JAN1N6166US/TR?
The "US" suffix in JAN1N6166US/TR denotes the SQ-MELF surface-mount package configuration - a voidless hermetically sealed glass body with square-end-cap terminals optimized for automated placement and high-reliability solder joints. It distinguishes this version from axial-leaded variants (e.g., JAN1N6166) and confirms compliance with Microsemi's T4-LDS-0278-1 packaging specification. The "TR" indicates tape-and-reel packaging per EIA-481-B standards.
How does JAN1N6166US/TR differ from the "A" version (e.g., JAN1N6166AUS)?
The JAN1N6166US/TR has tighter electrical tolerances than non-"A" versions: its minimum breakdown voltage is 95.0 V (vs. 5% lower for non-A), clamping voltage is 137.6 V (vs. 5% higher for non-A), and peak pulse current is 10.9 A (vs. 5% lower for non-A). These tighter specs ensure more predictable clamping margins in safety-critical designs. The JAN1N6166US/TR is fully specified in Microsemi's T4-LDS-0278-1 Rev. 2 datasheet and qualifies to the same JAN reliability level as the "A" variant.
Can JAN1N6166US/TR be used in place of JAN1N6166?
No - JAN1N6166US/TR and JAN1N6166 are not interchangeable. JAN1N6166 is an axial-leaded through-hole device with different mechanical form factor, thermal path, and mounting requirements. The JAN1N6166US/TR is SQ-MELF surface-mount only, with square-end-cap terminals and optimized thermal resistance (5.0 °C/W junction-to-end-cap). Substituting between packages requires PCB redesign, thermal validation, and requalification per MIL-PRF-19500/516 - the JAN1N6166US/TR must be selected explicitly for SMT-based high-reliability layouts.
JAN1N6166US/TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Package/Case:
- SQ-MELF, C
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- -
- Bidirectional Channels:
- 1
- Voltage - Reverse Standoff (Typ):
- 76V
- Voltage - Breakdown (Min):
- 95V
- Voltage - Clamping (Max) @ Ipp:
- 137.6V
- Current - Peak Pulse (10/1000µs):
- 10.9A
- Power - Peak Pulse:
- 1500W (1.5kW)
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- -
- Operating Temperature:
- -55°C ~ 175°C (TJ)
- Grade:
- Military
- Qualification:
- MIL-PRF-19500/516
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- C, SQ-MELF
JAN1N6166US/TR FAQ
1.How can I place an order for JAN1N6166US/TR through Aetrix?
Please submit a Request for Quotation (RFQ) for JAN1N6166US/TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for JAN1N6166US/TR reliable?
The price and inventory of JAN1N6166US/TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for JAN1N6166US/TR is usually 5 days.
3.What payment methods are accepted for JAN1N6166US/TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for JAN1N6166US/TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for JAN1N6166US/TR?
JAN1N6166US/TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your JAN1N6166US/TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for JAN1N6166US/TR?
For technical support, including JAN1N6166US/TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your JAN1N6166US/TR requirements.
6.How does Aetrix verify that JAN1N6166US/TR is sourced from the original manufacturer or authorized distributors?
All JAN1N6166US/TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that JAN1N6166US/TR meets industry standards.
7.What is the process for return or replacement of JAN1N6166US/TR?
All JAN1N6166US/TR units undergo pre-shipment inspection (PSI). If there is an issue with JAN1N6166US/TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The JAN1N6166US/TR part is unused and in its original packaging.
Return procedure for JAN1N6166US/TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
JAN1N6166US/TR Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

