Microchip Technology JANTX1N6143AUS/TR
- Part No.:
- JANTX1N6143AUS/TR
- Manufacturer:
- Microchip Technology
- Category:
- TVS Diodes
- Package:
- SQ-MELF, C
- Datasheet:
-
JANTX1N6143AUS/TR.pdf
- Description:
- BI-DIRECTIONAL TVS
- Quantity:
- Payment:

- Shipping:

Inventory:5,106
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
JANTX1N6143AUS/TR from Microsemi is a voidless hermetically sealed surface-mount bidirectional Transient Voltage Suppressor (TVS) qualified to MIL-PRF-19500/516 at JANTX reliability level. It provides 8.4 V working standoff voltage (VWM), 10.45 V minimum breakdown voltage (V(BR)) at 125 mA, and clamps transients to 15.6 V at 96.2 A peak pulse current (IPP), delivering 1500 W peak pulse power for 10/1000 µs waveforms in high-reliability military power rail protection.
For engineers reviewing the JANTX1N6143AUS/TR datasheet, JANTX1N6143AUS/TR pinout, JANTX1N6143AUS/TR application, or JANTX1N6143AUS/TR equivalent, key selection criteria include its MIL-qualified bidirectional clamping behavior, hermetic glass package robustness, 1500 W surge rating, -55°C to +175°C operating junction temperature range, and compatibility with automated SMT placement on SQ-MELF footprint layouts.
Technical Context
This TVS operates as a voltage-clamped shunt protector with symmetrical bidirectional avalanche conduction-no polarity marking required. Its hard-glass construction incorporates internal Category 1 metallurgical bonds and triple-layer passivation to ensure mechanical integrity and long-term stability under thermal cycling and radiation exposure.
Designed for transient suppression per IEC61000-4-2 (ESD), IEC61000-4-4 (EFT), and select levels of IEC61000-4-5 (lightning-induced surges), it delivers consistent clamping performance across its full rated temperature range without derating until TEC exceeds 150°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VWM | 8.4 V - Maximum continuous DC or repetitive peak voltage applied without triggering conduction |
| V(BR) min | 10.45 V @ 125 mA - Minimum voltage at which device enters controlled avalanche breakdown |
| VC @ IPP | 15.6 V @ 96.2 A - Clamped voltage during 10/1000 µs surge, defining maximum stress on protected circuit |
| PPP | 1500 W - Peak impulse power handling capability for standardized surge waveform |
| TJ Range | -55°C to +175°C - Full operational junction temperature range without parameter degradation |
| RθJEC | 5.0 °C/W - Thermal resistance from junction to end cap, critical for pulsed power dissipation modeling |
| αV(BR) | 0.07 %/°C - Temperature coefficient of breakdown voltage, enabling accurate overtemperature clamping prediction |
Pinout & Package
Package: SQ-MELF (square-end-cap metal electrode leadless face), hermetically sealed voidless hard glass case with tungsten slugs and tin/lead-plated copper terminals. No polarity marking; bidirectional operation confirmed.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Anode/Cathode (symmetrical) | Bidirectional avalanche junction | Either terminal serves as anode or cathode depending on transient polarity; no orientation requirement in layout |
| End Cap (both ends) | Thermal and electrical interface | Primary heat path to PCB; requires full-surface solder contact for rated RθJEC = 5.0 °C/W |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional clamping | Enables single-device protection of AC lines or unidirectional rails subject to reverse-polarity transients without external diode pairing |
| Hermetic glass seal | Eliminates moisture ingress and internal voids, ensuring stable V(BR) and VC over 20+ year field life in harsh environments |
| Category 1 metallurgical bonds | Guarantees bond integrity under shock, vibration, and thermal cycling per MIL-STD-883, supporting JANTX-level reliability screening |
| Triple-layer passivation | Prevents surface leakage and contamination-induced parameter drift, maintaining low ID ≤ 20 µA at VWM across lifetime |
Applications
| Aerospace Power Distribution | Military Avionics Data Buses |
|---|---|
Use Scenario: Protection of 28 V DC primary bus against load dump and inductive switching transients in satellite power systems. IC Role / Device Role / Timing Role: Shunt TVS device clamping surge energy directly across bus rails before reaching downstream converters and regulators. Use Value: Withstands 1500 W pulses while holding clamped voltage to 15.6 V-well below 24 V system overvoltage thresholds-ensuring uninterrupted operation. | Use Scenario: ESD and EFT hardening of ARINC 429 or MIL-STD-1553B data line receivers in airborne mission computers. IC Role / Device Role / Timing Role: Bidirectional transient suppressor placed differential across signal pair, referenced to local ground plane. Use Value: Symmetrical clamping ensures equal protection for both logic-high and logic-low signal states, preserving signal integrity during ±15 kV ESD events. |
| Ground Vehicle Engine Control Units | Nuclear Instrumentation Systems |
Use Scenario: Input rail protection for microcontrollers and analog sensors exposed to alternator load dump and relay coil flyback in armored vehicle ECUs. IC Role / Device Role / Timing Role: Primary front-end surge clamp on 12 V or 24 V supply inputs, mounted directly at connector entry point. Use Value: Hermetic construction prevents parameter shift under thermal shock (-40°C to +125°C ambient) and humidity exposure during field deployment. | Use Scenario: Signal conditioning front-end protection in radiation-hardened neutron detection modules operating in reactor containment zones. IC Role / Device Role / Timing Role: Standoff-rated TVS suppressing coupling transients induced by gamma flash or neutron displacement damage in analog sensor paths. Use Value: Inherent radiation hardness per MicroNote 050 enables stable V(BR) and VC performance after 100 krad(Si) total ionizing dose exposure. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar transient voltage suppression applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| JANTX1N6142AUS | Lower VWM (7.6 V), lower VC (14.5 V), higher IPP (103.4 A) | Better suited for 6–7 V nominal rails where tighter clamping margin is required | Select when system VWM must be ≤7.6 V and lower clamping voltage justifies reduced standoff headroom |
| JANTX1N6144AUS | Higher VWM (9.1 V), higher VC (16.9 V), lower IPP (88.8 A) | Preferred for 9 V systems needing greater standoff margin before clamping onset | Choose when protecting 9 V logic supplies where higher VWM reduces standby leakage and improves noise immunity |
Compared with JANTX1N6142AUS and JANTX1N6144AUS, the JANTX1N6143AUS offers balanced 8.4 V standoff and 15.6 V clamping-optimal for 28 V bus-derived 8–9 V intermediate rails where both margin and clamping headroom must coexist without overdesign.
Availability
JANTX1N6143AUS/TR is available at Aetrix Electronics and suitable for aerospace power distribution, military avionics data buses, and ground vehicle engine control units requiring stable component supply across extended product lifecycles and defense procurement cycles.
Supply support for JANTX1N6143AUS/TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microsemi Corporation (now part of Microchip Technology) designs high-reliability analog and mixed-signal semiconductors for aerospace, defense, and industrial markets, with emphasis on radiation-hardened, high-temperature, and MIL-spec components.
The JANTX1N6143AUS/TR belongs to Microsemi's 1N6138AUS–1N6173AUS family of hermetic SQ-MELF TVS diodes, engineered specifically for mission-critical transient suppression where failure is not an option-especially in space, aviation, and nuclear instrumentation.
FAQ
What is the maximum clamping voltage of the JANTX1N6143AUS/TR under a 10/1000 µs surge?
The JANTX1N6143AUS/TR has a maximum clamping voltage (VC) of 15.6 V when subjected to its rated peak pulse current of 96.2 A under a 10/1000 µs waveform. This value is measured per MIL-PRF-19500/516 test conditions and defines the upper voltage limit imposed on protected circuitry during surge events. The JANTX1N6143AUS/TR maintains this clamping performance across its full -55°C to +175°C junction temperature range.
Is the JANTX1N6143AUS/TR RoHS compliant?
No, the JANTX1N6143AUS/TR is not RoHS compliant. Per the manufacturer's nomenclature and datasheet, RoHS-compliant versions (marked with "e3") are available only for commercial-grade variants-not for JAN, JANTX, JANTXV, or JANS qualified parts like the JANTX1N6143AUS/TR. Its terminals use tin/lead plating, consistent with legacy military specifications and high-reliability soldering requirements.
What does the "A" suffix in JANTX1N6143AUS/TR indicate?
The "A" suffix in JANTX1N6143AUS/TR denotes standard voltage tolerance: ±5% on V(BR), ±5% on VC, and ±5% on IPP. Non-"A" variants have 5% higher VC, 5% lower minimum V(BR), and 5% lower IPP. The "A" version ensures tighter parametric control critical for precision clamping design, and is explicitly specified in the Electrical Characteristics table for JANTX1N6143AUS/TR.
Can the JANTX1N6143AUS/TR be used in bidirectional signal line protection?
Yes, the JANTX1N6143AUS/TR is inherently bidirectional and requires no polarity marking. Its symmetrical avalanche structure allows it to clamp positive and negative transients equally-making it suitable for protecting AC-coupled data lines, differential buses (e.g., RS-485, MIL-STD-1553B), or any signal path where transient polarity is undefined. The JANTX1N6143AUS/TR achieves matched clamping in both directions without external components.
What is the thermal resistance specification for the JANTX1N6143AUS/TR?
The JANTX1N6143AUS/TR has a thermal resistance from junction to end cap (RθJEC) of 5.0 °C/W. This value assumes full-surface solder contact between both end caps and the PCB, and is essential for calculating junction temperature rise during repetitive pulse operation. It is distinct from RθJA, which depends on board layout; the JANTX1N6143AUS/TR's RθJEC enables predictable thermal modeling independent of ambient conditions.
JANTX1N6143AUS/TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Package/Case:
- SQ-MELF, C
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- -
- Bidirectional Channels:
- 1
- Voltage - Reverse Standoff (Typ):
- 8.4V
- Voltage - Breakdown (Min):
- 10.45V
- Voltage - Clamping (Max) @ Ipp:
- 15.6V
- Current - Peak Pulse (10/1000µs):
- 96.2A
- Power - Peak Pulse:
- 1500W (1.5kW)
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- -
- Operating Temperature:
- -55°C ~ 175°C (TJ)
- Grade:
- Military
- Qualification:
- MIL-PRF-19500/516
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- C, SQ-MELF
JANTX1N6143AUS/TR FAQ
1.How can I place an order for JANTX1N6143AUS/TR through Aetrix?
Please submit a Request for Quotation (RFQ) for JANTX1N6143AUS/TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for JANTX1N6143AUS/TR reliable?
The price and inventory of JANTX1N6143AUS/TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for JANTX1N6143AUS/TR is usually 5 days.
3.What payment methods are accepted for JANTX1N6143AUS/TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for JANTX1N6143AUS/TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for JANTX1N6143AUS/TR?
JANTX1N6143AUS/TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your JANTX1N6143AUS/TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for JANTX1N6143AUS/TR?
For technical support, including JANTX1N6143AUS/TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your JANTX1N6143AUS/TR requirements.
6.How does Aetrix verify that JANTX1N6143AUS/TR is sourced from the original manufacturer or authorized distributors?
All JANTX1N6143AUS/TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that JANTX1N6143AUS/TR meets industry standards.
7.What is the process for return or replacement of JANTX1N6143AUS/TR?
All JANTX1N6143AUS/TR units undergo pre-shipment inspection (PSI). If there is an issue with JANTX1N6143AUS/TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The JANTX1N6143AUS/TR part is unused and in its original packaging.
Return procedure for JANTX1N6143AUS/TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
JANTX1N6143AUS/TR Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

