My Inquiry
My Account
STMicroelectronics LIS302DLHTR
- Part No.:
- LIS302DLHTR
- Manufacturer:
- STMicroelectronics
- Category:
- Accelerometers
- Package:
- 14-VFLGA
- Datasheet:
-
LIS302DLHTR.pdf
- Description:
- ACCELEROMETER 2-8G I2C/SPI 14LGA
- Quantity:
- Payment:
- Shipping:
Inventory:2,080
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LIS302DLHTR from STMicroelectronics is a MEMS digital-output 3-axis accelerometer in the "piccolo" family, functioning as an inertial motion sensor for orientation, impact, and activity detection. It delivers 16-bit I²C/SPI output, ±2g/±4g/±8g dynamically selectable full-scale range, ultra-low-power operation down to 10 µA, and operates from -40 °C to +85 °C in LGA-14 (3×5×0.8 mm) package.
For engineers reviewing the LIS302DLHTR datasheet, LIS302DLHTR pinout, LIS302DLHTR application, or LIS302DLHTR equivalent, key selection criteria include programmable interrupt thresholds for free-fall/motion detection, 6D orientation capability, sleep-to-wake latency, self-test validation, and dual-interface (I²C/SPI) flexibility in space-constrained portable designs.
Technical Context
The LIS302DLHTR integrates a capacitive MEMS sensing element with signal-conditioning ASIC, featuring two independent interrupt generators (INT1/INT2) configurable for inertial events (free-fall, motion, position) or threshold-based triggers. Its digital interface supports both I²C (standard/fast mode) and 3-/4-wire SPI with programmable data rates from 0.5 Hz to 1 kHz.
It implements on-chip high-pass filtering for zero-g offset compensation, factory-calibrated sensitivity (±2g: 1 mg/digit typ.), and embedded self-test that induces mechanical actuation to verify sensor integrity. Power management includes three operational modes-normal (250 µA), low-power (10 µA), and power-down (1 µA)-with wake-up latency governed by output data rate (Ton = 3/ODR).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply voltage | 2.16 V to 3.6 V - supports direct connection to single-cell Li-ion or regulated 2.5/3.3 V rails without level-shifting. |
| I/O voltage | 1.8 V compatible - enables direct interfacing with 1.8 V logic controllers without external translators. |
| Full-scale range | ±2g / ±4g / ±8g (user-selectable via CTRL_REG4) - allows trade-off between resolution (±2g: 1 mg/digit) and dynamic range per application. |
| Output resolution | 16-bit digital output - provides 65,536 discrete levels for precise acceleration quantization across all ranges. |
| Current consumption | 10 µA in low-power mode - enables multi-month battery life in always-on motion-detection applications (e.g., pedometer standby). |
| Interrupt capability | 2 independent programmable interrupt generators - supports concurrent free-fall detection on INT1 and 6D orientation event on INT2 with separate thresholds/durations. |
| Shock survivability | 10,000 g - ensures robustness against mechanical stress during drop testing or industrial handling. |
| Operating temperature | -40 °C to +85 °C - validated for consumer handhelds, automotive infotainment mounts, and industrial edge sensors. |
Pinout & Package
LGA-14 (3 mm × 5 mm × 0.8 mm) land grid array package with bottom-side solder pads; requires controlled reflow profile per JEDEC J-STD-020 due to thin-profile construction.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 Vdd_IO | I/O power supply | Supplies 1.8 V logic interface; may be powered independently of Vdd to retain communication while suspending sensing. |
| 2, 4, 5, 10 GND | Ground reference | Four dedicated ground pins minimize impedance and improve noise immunity for analog sensing path and digital I/O. |
| 6 Vdd | Analog/digital core supply | Primary power for MEMS element and signal chain; must be decoupled with 100 nF ceramic capacitor near pin. |
| 7 CS | Interface mode select / chip enable | High = I²C mode; Low = SPI mode; also acts as SPI chip select active-low. |
| 8 INT1 | Programmable interrupt output 1 | Open-drain output for free-fall, motion, or FIFO watermark events; requires external pull-up resistor. |
| 9 INT2 | Programmable interrupt output 2 | Open-drain output for 6D orientation, click/double-click, or self-test completion signals. |
| 12 SDO | SPI data output / I²C address LSB | In SPI mode: serial data out; in I²C mode: sets device address bit A0 (0x38 or 0x39). |
| 13 SDA/SDI/SDO | Bi-directional data line | I²C: bidirectional SDA; SPI: SDI (input) or SDO (output in 3-wire); shared pin mandates mode-aware firmware initialization. |
| 14 SCL/SPC | Clock input | I²C: SCL clock input; SPI: SPC clock input; synchronous timing up to 10 MHz SPI or 400 kHz I²C. |
Key Features
| Feature | Design Value |
|---|---|
| 6D orientation detection | Identifies device position among six static orientations (X/Y/Z ±) using internal threshold comparison on all axes - enables automatic display rotation without host CPU polling. |
| Sleep-to-wake function | Transitions from 1 µA power-down to active measurement in <30 ms (at ODR=100 Hz), minimizing latency for responsive motion-triggered wake-up. |
| Embedded self-test | Electrostatic actuation verifies MEMS proof mass movement and signal chain integrity - eliminates need for external test fixtures in production calibration. |
| Dual interrupt generators | Independent configuration of INT1 (e.g., free-fall) and INT2 (e.g., tilt) with programmable thresholds, duration, and latch behavior - reduces host MCU interrupt load and firmware complexity. |
| High shock survivability | Rated for 10,000 g mechanical shock - ensures functional reliability after board-level drop tests and vibration exposure in portable electronics. |
Applications
| Smartphone Display Rotation | Pedometer Activity Monitoring |
|---|---|
|
Use Scenario: Real-time screen orientation adjustment when user rotates device between portrait and landscape. IC Role / Device Role / Timing Role: 6D orientation detector generating latched INT2 signal upon axis-crossing event; updates at 50–100 Hz ODR. Use Value: Eliminates continuous host polling, reducing CPU load and extending battery life by >15% versus software-based orientation estimation. |
Use Scenario: Step counting during walking/running using acceleration waveform analysis. IC Role / Device Role / Timing Role: Low-power motion detector capturing vertical-axis peaks at 10–50 Hz ODR; triggers host only on valid step candidates. Use Value: Enables sub-10 µA average system current in wearable mode, supporting >6-month coin-cell operation with 200 mAh capacity. |
| Free-Fall Protection in HDDs | Gaming Motion Input |
|
Use Scenario: Detecting sudden vertical acceleration loss to park read/write heads before impact. IC Role / Device Role / Timing Role: Free-fall interrupt generator (INT1) with 30–50 ms detection window and 200 mg threshold; asserts within 15 ms of onset. Use Value: Provides deterministic head-park timing margin of ≥10 ms before mechanical impact, preventing disk surface damage. |
Use Scenario: Translating handheld controller tilt and shake into game character actions. IC Role / Device Role / Timing Role: High-bandwidth (1 kHz ODR) motion capture feeding real-time gesture engine; uses self-test for pre-session calibration. Use Value: Delivers <10 ms end-to-end latency from physical motion to game engine update, meeting competitive responsiveness benchmarks. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 3-axis MEMS accelerometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LSM303DLHC | Integrated 3-axis accelerometer + 3-axis magnetometer in same LGA-16 package; higher current (350 µA normal mode); no 6D orientation hardware block. | Enables e-compass functionality but lacks dedicated 6D detection logic; requires host-side orientation calculation. | Select when magnetic heading fusion is required; avoid if pure low-power orientation detection is primary goal. |
| ADXL345 | 13-bit resolution (vs 16-bit); I²C/SPI interface; 40 µA low-power mode (vs 10 µA); no embedded self-test or 6D detection. | Requires external processing for orientation; less suitable for battery-critical wearables due to 4× higher LP current. | Choose for legacy design continuity or cost-sensitive BOMs where ultra-low power is secondary. |
Compared with LSM303DLHC and ADXL345, the LIS302DLHTR offers superior power efficiency for always-on orientation tasks, hardware-accelerated 6D detection reducing host compute load, and integrated self-test for field reliability verification - making it optimal for space- and energy-constrained portable devices.
Availability
LIS302DLHTR is available at Aetrix Electronics and suitable for smartphone display rotation, pedometer activity monitoring, free-fall protection in HDDs, and gaming motion input requiring stable component supply across high-mix production runs.
Supply support for LIS302DLHTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in MEMS, microcontrollers, power management, and automotive ICs with broad industrial and consumer reach.
The LIS302DLHTR belongs to ST's "piccolo" ultra-low-power MEMS accelerometer product line, engineered specifically for battery-operated portable electronics demanding minimal footprint, sub-10 µA idle current, and intelligent motion awareness.
FAQ
What communication interfaces does the LIS302DLHTR support?
The LIS302DLHTR supports both I²C (up to 400 kHz) and SPI (up to 10 MHz in 3- or 4-wire mode). Interface selection is controlled by the CS pin state: high for I²C, low for SPI. The SDA/SDI/SDO pin serves as bidirectional I²C data or unidirectional SPI input/output depending on mode, and SCL/SPC functions as clock in either protocol.
How is the 6D orientation detection implemented?
6D orientation detection is performed entirely in hardware using configurable thresholds on all three axes. The device compares instantaneous X/Y/Z acceleration magnitudes against programmable positive/negative limits and outputs a 3-bit code via STATUS_REG bits ORA/ORE/ZA indicating which of the six static positions (±X, ±Y, ±Z) is active. No host-side computation is required.
Can the LIS302DLHTR operate with different supply voltages for core and I/O?
Yes - Vdd (pin 6) powers the MEMS sensor and analog front-end (2.16–3.6 V), while Vdd_IO (pin 1) supplies the digital I/O buffers (1.71 V to Vdd+0.1 V). This allows independent 1.8 V I/O interfacing even when Vdd is at 2.5 V or 3.3 V, eliminating level shifters in mixed-voltage systems.
What is the purpose of the two interrupt outputs (INT1 and INT2)?
INT1 and INT2 are independently configurable open-drain outputs for inertial events. INT1 typically handles time-critical functions like free-fall detection with short-duration thresholds, while INT2 manages position-based events such as 6D orientation change or click recognition. Each has dedicated registers (INT1_CFG/INT2_CFG) for mode, threshold, and duration control.
LIS302DLHTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 14-VFLGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Digital
- Axis:
- X, Y, Z
- Acceleration Range:
- ±2g, 4g, 8g
- Sensitivity (LSB/g):
- 1000 (±2g) ~ 256 (±8g)
- Sensitivity (mV/g):
- -
- Bandwidth:
- 25Hz ~ 500Hz
- Output Type:
- I2C, SPI
- Voltage - Supply:
- 2.16V ~ 3.6V
- Features:
- Adjustable Bandwidth, Selectable Scale, Sleep Mode
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-LGA (3x5)
LIS302DLHTR FAQ
1.How can I place an order for LIS302DLHTR through Aetrix?
Please submit a Request for Quotation (RFQ) for LIS302DLHTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LIS302DLHTR reliable?
The price and inventory of LIS302DLHTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LIS302DLHTR is usually 5 days.
3.What payment methods are accepted for LIS302DLHTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LIS302DLHTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LIS302DLHTR?
LIS302DLHTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LIS302DLHTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LIS302DLHTR?
For technical support, including LIS302DLHTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LIS302DLHTR requirements.
6.How does Aetrix verify that LIS302DLHTR is sourced from the original manufacturer or authorized distributors?
All LIS302DLHTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LIS302DLHTR meets industry standards.
7.What is the process for return or replacement of LIS302DLHTR?
All LIS302DLHTR units undergo pre-shipment inspection (PSI). If there is an issue with LIS302DLHTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LIS302DLHTR part is unused and in its original packaging.
Return procedure for LIS302DLHTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LIS302DLHTR Tags
-
MXC4005XC
Memsic Inc.
-
MC3419
Memsic Inc.
-
MC3479
Memsic Inc.
-
MXC6655XA
Memsic Inc.
-
MC3630
Memsic Inc.
.jpg)
-
LIS2HH12TR
STMicroelectronics
-
KX122-1037
Kionix Inc.
-
LIS2DE12TR
STMicroelectronics
-
LIS2DH12TR
STMicroelectronics
-
MC3635
Memsic Inc.
-
LIS2DS12TR
STMicroelectronics
-
LIS3DHTR
STMicroelectronics
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
