My Inquiry
My Account
STMicroelectronics LIS3LV02DQ
.jpg)
- Part No.:
- LIS3LV02DQ
- Manufacturer:
- STMicroelectronics
- Category:
- Accelerometers
- Package:
- 28-QFN Exposed Pad
- Datasheet:
-
LIS3LV02DQ.pdf
- Description:
- ACCEL 2-6G I2C/SPI 28QFPN
- Quantity:
- Payment:
- Shipping:
Inventory:2,994
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LIS3LV02DQ from STMicroelectronics is a 3-axis MEMS digital accelerometer with ±2g/±6g selectable full-scale range, 12/16-bit programmable output resolution, and dual I²C/SPI serial interfaces. It delivers acceleration data at up to 2560 Hz ODR with 640 Hz system bandwidth, operates from 2.16V–3.6V supply, and supports inertial wake-up and free-fall interrupt generation for portable electronics motion sensing.
For engineers reviewing the LIS3LV02DQ datasheet, LIS3LV02DQ pinout, LIS3LV02DQ application, or LIS3LV02DQ equivalent, key selection criteria include its QFPN-28 package footprint, 1.8V-compatible I/Os, embedded self-test capability, shock survivability up to 10,000g, and factory-trimmed offset/sensitivity matching across temperature.
Technical Context
The LIS3LV02DQ integrates a silicon MEMS sensing element fabricated via ST's proprietary inertial process and a CMOS interface IC with on-chip signal conditioning, ADC conversion, register mapping, and interrupt logic. Its architecture supports independent axis measurement with built-in high-pass filtering and programmable decimation for ODR control.
It features dual-mode digital interface selection (I²C or SPI) via the CS pin, configurable interrupt sources (motion detection, free-fall, data-ready), and register-accessible calibration parameters including OFFSET_X/Y/Z and GAIN_X/Y/Z. The device uses ΣΔ modulation and reconstruction filtering for noise suppression and stable DC response.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 2.16 V to 3.6 V - Enables direct integration with low-voltage battery-powered systems without level-shifting. |
| I/O Voltage Range | 1.71 V to VDD_IO - Supports 1.8 V logic compatibility for interfacing with modern microcontrollers. |
| Full-Scale Range | ±2 g or ±6 g - User-selectable via FS bit; determines dynamic range and resolution trade-off for motion detection sensitivity. |
| Output Data Rate | 40 Hz to 2560 Hz - Configurable via decimation factor; higher rates enable real-time gesture recognition, lower rates extend battery life. |
| System Bandwidth | Up to 640 Hz - Matches ODR/4; ensures faithful capture of mechanical vibration and impact transients in portable devices. |
| Self-Test Output Change | 100–900 LSB (FS=2g) - Verifies functional integrity of both MEMS structure and signal chain without external stimulus. |
| Zero-g Offset Accuracy | ±20 mg (X/Y, FS=2g) - Factory-trimmed offset enables reliable tilt and static orientation measurement without host-side calibration. |
| Operating Temperature | −40 °C to +85 °C - Validated for industrial-grade deployment in consumer handhelds and automotive infotainment environments. |
Pinout & Package
Package: QFPN-28 (5 mm × 5 mm × 1 mm, 0.5 mm pitch, exposed thermal pad).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 7, 8, 14, 15, 21–28 | NC | Internally not connected - must be left floating or tied to GND per layout guidelines. |
| 2, 5, 17 | GND | Analog/digital ground reference - requires low-impedance connection to PCB ground plane for noise immunity. |
| 3, 19 | VDD | Analog core power supply - decoupled with 100 nF ceramic capacitor near pin for stable MEMS biasing. |
| 4, 18, 20 | Reserved | Factory test or future use - connect to GND or VDD_IO as specified in layout notes. |
| 6 | RDY/INT | Open-drain interrupt output - asserts on data-ready, free-fall, or motion events; requires pull-up resistor. |
| 9 | SDO | SPI serial data output - used in 4-wire SPI mode; tri-stated when CS inactive or in I²C mode. |
| 10 | SDA/SDI/SDO | Multi-function pin - serves as I²C SDA, SPI SDI, or 3-wire SDO depending on CS and interface configuration. |
| 11 | VDD_IO | I/O power domain - sets logic threshold for all digital pins; independent of VDD for flexible voltage scaling. |
| 12 | SCL/SPC | Clock input - functions as I²C SCL or SPI SPC; clock frequency up to 400 kHz (I²C) or 10 MHz (SPI). |
| 13 | CS | Interface select - low = SPI enabled; high = I²C mode - determines protocol behavior and pin functionality. |
| 16 | CK | Optional external clock input - unused in default operation; tie to GND if not required for timing synchronization. |
Key Features
| Feature | Design Value |
|---|---|
| Programmable Full-Scale Range | ±2 g or ±6 g selection via CTRL_REG1 - allows optimization for high-sensitivity (e.g., tilt) or high-dynamic-range (e.g., drop detection) applications. |
| Dual Digital Interface Support | I²C (standard/fast mode) and SPI (3-/4-wire) - simplifies integration into diverse host platforms without redesigning communication firmware. |
| Configurable Interrupt Engine | Free-fall, motion-activated, and data-ready interrupts with programmable thresholds and duration - reduces host CPU polling overhead and enables ultra-low-power wake-up. |
| Embedded Self-Test | Electrostatic actuation of seismic mass - validates sensor functionality and signal chain integrity during power-on or field diagnostics without mechanical stimulus. |
| Factory-Calibrated Offset & Sensitivity | Trimmed at wafer level for X/Y/Z axes - eliminates need for per-unit calibration in production, reducing BOM cost and test time. |
| High Shock Survivability | 10,000 g for 0.1 ms - ensures operational reliability in handheld devices subjected to accidental drops or mechanical impacts. |
Applications
| Free-Fall Detection | Motion-Activated Functions |
|---|---|
|
Use Scenario: Detecting sudden vertical acceleration loss in laptops or tablets to park HDD heads before impact. IC Role / Device Role / Timing Role: Primary inertial wake-up sensor triggering hardware-level safety action within <5 ms of event onset. Use Value: Prevents mechanical damage to storage media by enabling sub-10 ms response using programmable FF_WU_THS and FF_WU_DURATION registers. |
Use Scenario: Enabling screen rotation, step counting, or gesture-based UI in smartphones and wearables. IC Role / Device Role / Timing Role: Real-time 3-axis acceleration acquisition with 640 Hz bandwidth and 12-bit resolution for motion classification. Use Value: Delivers deterministic latency and low-noise data suitable for host-side sensor fusion algorithms without oversampling penalty. |
| Antitheft Systems | Vibration Monitoring |
|
Use Scenario: Triggering alarm or GPS reporting when unauthorized movement is detected in parked vehicles or secured equipment. IC Role / Device Role / Timing Role: Low-power inertial monitor generating interrupt on threshold-crossing motion events while host MCU remains in sleep mode. Use Value: Achieves <10 µA power-down current and programmable wake-up sensitivity, extending battery life to months in standby. |
Use Scenario: Measuring structural vibration amplitude and frequency in industrial machinery or HVAC systems. IC Role / Device Role / Timing Role: High-bandwidth (640 Hz) analog-to-digital transducer capturing transient shocks and resonant modes. Use Value: Provides factory-calibrated sensitivity (±2% typical nonlinearity) and thermal stability (0.025 %/°C sensitivity drift) for repeatable diagnostics. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 3-axis digital accelerometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LIS3DH | Wider ODR range (1 Hz–10 kHz), lower power (0.5 µA in ultra-low-power mode), integrated FIFO, but requires external pull-ups for I²C. | Better suited for always-on wearable motion tracking with burst sampling; lacks same shock rating (10,000 g vs. 20,000 g). | Select for extended battery life and advanced features; verify mechanical mounting compatibility with QFN-16 footprint. |
| ADXL345 | Higher resolution (13-bit), wider full-scale options (±2/±4/±8/±16 g), SPI-only interface, no embedded self-test. | Preferred for precision vibration analysis where multi-g ranges and fine-grained quantization outweigh interrupt flexibility. | Choose when I²C support and integrated free-fall logic are not required; confirm layout adaptation for 3×5 mm LGA package. |
Compared with LIS3DH and ADXL345, the LIS3LV02DQ offers superior shock survivability and dual-interface flexibility at the expense of newer power-saving modes and FIFO buffering-making it optimal for cost-sensitive, ruggedized portable designs requiring proven field reliability.
Availability
LIS3LV02DQ is available at Aetrix Electronics and suitable for free-fall detection, motion-activated user interfaces, and antitheft system design requiring stable component supply and long-term lifecycle continuity.
Supply support for LIS3LV02DQ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in MEMS sensors, microcontrollers, power management, and automotive ICs.
The LIS3LV02DQ belongs to ST's legacy inertial sensor family designed for cost-effective, low-power motion sensing in consumer electronics-emphasizing robustness, ease of integration, and qualification for portable device shock environments.
FAQ
What communication protocols does the LIS3LV02DQ support?
The LIS3LV02DQ supports both I²C (up to 400 kHz) and SPI (3-wire or 4-wire, up to 10 MHz) through hardware pin configuration. Interface mode is selected via the CS pin: high for I²C, low for SPI. Pin 10 (SDA/SDI/SDO) and Pin 12 (SCL/SPC) serve dual roles, and all I/Os are 1.8 V compatible regardless of VDD level.
How is the free-fall interrupt configured and validated?
The free-fall interrupt is configured using FF_WU_CFG (0x30h), FF_WU_THS_L/H (0x34h–0x35h), and FF_WU_DURATION (0x36h) registers. Threshold is set in mg units (LSB = 12.5 mg at ±2g), and duration defines minimum event length. Validation is performed by reading FF_WU_SRC (0x31h) after an event and clearing via FF_WU_ACK (0x32h).
Does the LIS3LV02DQ require external components for basic operation?
Yes: two 100 nF ceramic decoupling capacitors (one each on VDD and VDD_IO), a pull-up resistor on RDY/INT (typically 4.7 kΩ), and proper grounding of all GND pins. The CK pin must be tied to GND if unused. No external oscillator or trimming components are needed-the internal clock is factory-trimmed and sufficient for all ODR settings.
Is the LIS3LV02DQ still recommended for new designs?
While marked "Obsolete Product(s)" in ST's documentation, the LIS3LV02DQ remains actively stocked and supported by Aetrix Electronics with full traceable sourcing and lifecycle coordination. Its proven reliability, mature driver ecosystem, and QFPN-28 package make it viable for industrial and legacy-compatible designs where qualification timelines preclude newer alternatives.
LIS3LV02DQ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 28-QFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Obsolete
- Type:
- Digital
- Axis:
- X, Y, Z
- Acceleration Range:
- ±2g, 6g
- Sensitivity (LSB/g):
- 1024 (±2g) ~ 340 (±6g)
- Sensitivity (mV/g):
- -
- Bandwidth:
- 10Hz ~ 640Hz
- Output Type:
- I2C, SPI
- Voltage - Supply:
- 2.16V ~ 3.6V
- Features:
- Adjustable Bandwidth, Selectable Scale
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-QFPN (7x7)
LIS3LV02DQ FAQ
1.How can I place an order for LIS3LV02DQ through Aetrix?
Please submit a Request for Quotation (RFQ) for LIS3LV02DQ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LIS3LV02DQ reliable?
The price and inventory of LIS3LV02DQ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LIS3LV02DQ is usually 5 days.
3.What payment methods are accepted for LIS3LV02DQ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LIS3LV02DQ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LIS3LV02DQ?
LIS3LV02DQ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LIS3LV02DQ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LIS3LV02DQ?
For technical support, including LIS3LV02DQ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LIS3LV02DQ requirements.
6.How does Aetrix verify that LIS3LV02DQ is sourced from the original manufacturer or authorized distributors?
All LIS3LV02DQ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LIS3LV02DQ meets industry standards.
7.What is the process for return or replacement of LIS3LV02DQ?
All LIS3LV02DQ units undergo pre-shipment inspection (PSI). If there is an issue with LIS3LV02DQ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LIS3LV02DQ part is unused and in its original packaging.
Return procedure for LIS3LV02DQ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LIS3LV02DQ Tags
-
MXC4005XC
Memsic Inc.
-
MC3419
Memsic Inc.
-
MC3479
Memsic Inc.
-
MXC6655XA
Memsic Inc.
-
MC3630
Memsic Inc.
.jpg)
-
LIS2HH12TR
STMicroelectronics
-
KX122-1037
Kionix Inc.
-
LIS2DE12TR
STMicroelectronics
-
LIS2DH12TR
STMicroelectronics
-
MC3635
Memsic Inc.
-
LIS2DS12TR
STMicroelectronics
-
LIS3DHTR
STMicroelectronics
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
