My Inquiry
My Account
STMicroelectronics LIS3LV02DQ-TR
.jpg)
- Part No.:
- LIS3LV02DQ-TR
- Manufacturer:
- STMicroelectronics
- Category:
- Accelerometers
- Package:
- 28-QFN Exposed Pad
- Datasheet:
-
LIS3LV02DQ-TR.pdf
- Description:
- ACCEL 2-6G I2C/SPI 28QFPN
- Quantity:
- Payment:
- Shipping:
Inventory:3,299
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LIS3LV02DQ-TR from STMicroelectronics is a 3-axis digital MEMS accelerometer with ±2g/±6g selectable full-scale range, I²C/SPI serial interfaces, and programmable 12-/16-bit output resolution. It delivers motion-triggered interrupt signals (free-fall/wake-up) and embedded self-test capability for system-level validation. Designed for portable electronics, it operates from 2.16V to 3.6V supply with 1.8V-compatible I/Os and supports bandwidth up to 640 Hz across all axes.
For engineers reviewing the LIS3LV02DQ-TR datasheet, LIS3LV02DQ-TR pinout, LIS3LV02DQ-TR application, or LIS3LV02DQ-TR equivalent, this page provides verified technical context, validated pin functions, real-world use scenarios, and confirmed alternative parts for motion-sensing subsystems in battery-powered devices.
Technical Context
The LIS3LV02DQ-TR integrates a silicon MEMS sensing element fabricated via ST's proprietary inertial process and a CMOS interface IC factory-trimmed to match sensor characteristics. Its dual-mode digital interface supports I²C (standard/fast mode) and SPI (3- or 4-wire), with CS pin selecting protocol and SCL/SPC serving dual clock roles.
It implements configurable high-pass filtering, programmable interrupt thresholds per axis, and motion-detection logic that triggers RDY/INT on acceleration crossing defined thresholds. The device supports four output data rates (40–2560 Hz), with system bandwidth set to ODR/4, enabling trade-offs between latency and noise rejection in embedded motion control.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 2.16 V to 3.6 V - Enables direct integration with 2.5 V or 3.3 V system rails without level-shifting. |
| I/O Voltage | 1.71 V to VDD_IO - Supports 1.8 V logic compatibility for low-power microcontroller interfacing. |
| Full-Scale Range | ±2 g or ±6 g - User-selectable via CTRL_REG1 register; determines resolution (e.g., 1024 LSB/g at 2g, 12-bit). |
| Bandwidth | Up to 640 Hz - Configurable via output data rate (ODR); ODR = 640 Hz yields 160 Hz analog bandwidth (ODR/4). |
| Self-Test Output Change | X/Y: 100–400 LSB at 2g - Validates mechanical integrity and signal chain functionality without external stimulus. |
| Zero-g Offset Accuracy | ±20 mg (X/Y, 2g FS) - Specifies initial DC error before calibration; correctable via offset registers (OFFSET_X/Y/Z). |
| Operating Temperature | −40 °C to +85 °C - Qualified for industrial and consumer portable environments including handhelds and wearables. |
Pinout & Package
Package: QFPN-28 (5 mm × 5 mm × 1 mm, 0.5 mm pitch, exposed thermal pad).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 7, 8, 14, 15, 21–28 | NC | Internally unconnected; must be left floating or tied to GND per layout guidelines. |
| 2, 5, 17 | GND | Dedicated ground pins for analog/digital separation and low-noise reference. |
| 3, 19 | VDD | Main analog power supply (2.16–3.6 V); decoupling required near pins 3 and 19. |
| 4, 18, 20 | Reserved | Factory test or future use; connect to GND (pins 4, 18) or VDD_IO (pin 20) as specified. |
| 6 | RDY/INT | Open-drain interrupt output - asserts on data-ready or programmable motion event (free-fall/wake-up). |
| 9 | SDO | SPI serial data output only; tri-stated in I²C mode. |
| 10 | SDA/SDI/SDO | Multi-function pin: I²C data (SDA), SPI input (SDI), or 3-wire SPI output (SDO). |
| 11 | VDD_IO | Dedicated I/O supply (1.71–VDD); enables 1.8 V logic compatibility independent of VDD. |
| 12 | SCL/SPC | I²C clock (SCL) or SPI clock (SPC); shared function selected by CS state. |
| 13 | CS | SPI enable / I²C mode select: low = SPI active, high = I²C mode. |
| 16 | CK | Optional external clock input; if unused, tie to GND or leave floating per layout rules. |
Key Features
| Feature | Design Value |
|---|---|
| Programmable Full-Scale | ±2 g or ±6 g selection via CTRL_REG1 - optimizes dynamic range and resolution for low-g vibration or high-g shock detection. |
| Dual Digital Interface | I²C and SPI support on shared pins - eliminates need for protocol-specific variants; reduces BOM and layout complexity. |
| Embedded Self-Test | Electrostatic actuation verifies MEMS mass movement and signal path integrity - enables field diagnostics without mechanical stimulus. |
| Motion-Activated Interrupt | Configurable threshold/duration per axis - reduces host MCU wake-up frequency and extends battery life in always-on sensing modes. |
| High Shock Survivability | 10,000 g for 0.1 ms (unpowered) - ensures reliability during drop events in portable equipment assembly and end-use. |
Applications
| Free-Fall Detection | Motion-Activated Functions |
|---|---|
|
Use Scenario: Detecting sudden vertical acceleration loss in laptops or tablets to park HDD heads before impact. IC Role / Device Role / Timing Role: Primary inertial trigger for system-level safety response; interrupt latency < 5 ms at 640 Hz ODR. Use Value: Prevents mechanical damage by initiating protective action within 2–3 data samples after free-fall onset. |
Use Scenario: Enabling screen rotation or gesture-based UI in smartphones and PDAs based on orientation change. IC Role / Device Role / Timing Role: Real-time 3-axis orientation estimator feeding into sensor fusion algorithms; 40–160 Hz ODR balances responsiveness and power. Use Value: Delivers sub-1° tilt accuracy over temperature using factory-trimmed offset and sensitivity parameters. |
| Anti-Theft Systems | Vibration Monitoring |
|
Use Scenario: Activating alarm or GPS reporting when unauthorized movement exceeds threshold in parked vehicles or secured assets. IC Role / Device Role / Timing Role: Low-power wake-up sensor monitoring static vs. dynamic states; operates in power-down mode (<10 µA). Use Value: Extends battery life to >1 year in coin-cell-powered trackers while maintaining reliable tamper detection. |
Use Scenario: Measuring structural resonance or motor imbalance in industrial handheld testers or predictive maintenance tools. IC Role / Device Role / Timing Role: High-bandwidth (640 Hz) acceleration capture for FFT-based spectral analysis; 12-bit resolution preserves SNR. Use Value: Captures harmonics up to 160 Hz with <2% non-linearity, supporting ISO 20816-1 vibration severity classification. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 3-axis digital MEMS accelerometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LIS3DH | Wider ODR range (1 Hz–5.3 kHz), lower current (3 µA in LP mode), integrated FIFO, but requires external pull-ups for I²C. | Better suited for ultra-low-power wearable logging; lacks built-in HPF reset register (HP_FILTER_RESET). | Select for battery life-critical designs needing extended sleep and burst-read capability. |
| ADXL345 | Fixed 2g/4g/8g/16g ranges, no VDD_IO pin, higher zero-g offset (±50 mg), but offers tap/double-tap detection engine. | Preferred where gesture recognition is primary; less suitable for precision tilt or free-fall timing due to fixed bandwidth mapping. | Choose when algorithmic motion primitives (tap, activity) outweigh resolution and temperature stability requirements. |
Compared with LIS3LV02DQ-TR, LIS3DH improves power efficiency and data buffering but adds design complexity with external components; ADXL345 offers richer event detection at the cost of tighter offset tolerance and no independent I/O voltage rail.
Availability
LIS3LV02DQ-TR is available at Aetrix Electronics and suitable for free-fall protection, motion-activated UI, anti-theft triggering, and vibration analysis requiring stable component supply across industrial and consumer production cycles.
Supply support for LIS3LV02DQ-TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in MEMS, power management, microcontrollers, and automotive ICs.
The LIS3LV02DQ-TR belongs to ST's legacy low-voltage MEMS accelerometer family, designed specifically for space-constrained, battery-operated portable electronics requiring robust motion sensing with minimal external components.
FAQ
What communication protocols does the LIS3LV02DQ-TR support?
The LIS3LV02DQ-TR supports both I²C and SPI protocols on shared pins. Protocol selection is controlled by the CS pin: high enables I²C mode (SCL/SDA), low enables SPI mode (SPC/SDI/SDO). No hardware modification is needed to switch interfaces-only register configuration and pin state changes are required.
How is the full-scale range configured?
The full-scale range (±2 g or ±6 g) is set by the FS bit in CTRL_REG1 (address 0x20). Writing '0' selects ±2 g (1024 LSB/g at 12-bit), and '1' selects ±6 g (340 LSB/g at 12-bit). This setting affects sensitivity, resolution, and self-test output magnitude, and must be coordinated with output data rate selection.
Does the LIS3LV02DQ-TR include built-in calibration registers?
Yes-it provides dedicated 8-bit offset correction registers (OFFSET_X/Y/Z at 0x16–0x18) and 8-bit gain registers (GAIN_X/Y/Z at 0x19–0x1B) for per-axis zero-g and sensitivity trimming. These allow system-level calibration to compensate for PCB stress and temperature drift without external components.
What is the function of the RDY/INT pin?
RDY/INT is an open-drain interrupt output that signals either data-ready status (when new sample is available) or inertial event detection (free-fall/wake-up). Its behavior is configured via FF_WU_CFG (0x30) and DD_CFG (0x38) registers. An external pull-up resistor is required for proper operation in either mode.
LIS3LV02DQ-TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 28-QFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Digital
- Axis:
- X, Y, Z
- Acceleration Range:
- ±2g, 6g
- Sensitivity (LSB/g):
- 1024 (±2g) ~ 340 (±6g)
- Sensitivity (mV/g):
- -
- Bandwidth:
- 10Hz ~ 640Hz
- Output Type:
- I2C, SPI
- Voltage - Supply:
- 2.16V ~ 3.6V
- Features:
- Adjustable Bandwidth, Selectable Scale
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-QFPN (7x7)
LIS3LV02DQ-TR FAQ
1.How can I place an order for LIS3LV02DQ-TR through Aetrix?
Please submit a Request for Quotation (RFQ) for LIS3LV02DQ-TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LIS3LV02DQ-TR reliable?
The price and inventory of LIS3LV02DQ-TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LIS3LV02DQ-TR is usually 5 days.
3.What payment methods are accepted for LIS3LV02DQ-TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LIS3LV02DQ-TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LIS3LV02DQ-TR?
LIS3LV02DQ-TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LIS3LV02DQ-TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LIS3LV02DQ-TR?
For technical support, including LIS3LV02DQ-TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LIS3LV02DQ-TR requirements.
6.How does Aetrix verify that LIS3LV02DQ-TR is sourced from the original manufacturer or authorized distributors?
All LIS3LV02DQ-TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LIS3LV02DQ-TR meets industry standards.
7.What is the process for return or replacement of LIS3LV02DQ-TR?
All LIS3LV02DQ-TR units undergo pre-shipment inspection (PSI). If there is an issue with LIS3LV02DQ-TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LIS3LV02DQ-TR part is unused and in its original packaging.
Return procedure for LIS3LV02DQ-TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LIS3LV02DQ-TR Tags
-
MXC4005XC
Memsic Inc.
-
MC3419
Memsic Inc.
-
MC3479
Memsic Inc.
-
MXC6655XA
Memsic Inc.
-
MC3630
Memsic Inc.
.jpg)
-
LIS2HH12TR
STMicroelectronics
-
KX122-1037
Kionix Inc.
-
LIS2DE12TR
STMicroelectronics
-
LIS2DH12TR
STMicroelectronics
-
MC3635
Memsic Inc.
-
LIS2DS12TR
STMicroelectronics
-
LIS3DHTR
STMicroelectronics
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
