My Inquiry
My Account
STMicroelectronics M24SR04-GMC5T/2
- Part No.:
- M24SR04-GMC5T/2
- Manufacturer:
- STMicroelectronics
- Category:
- RFID, RF Access, Monitoring ICs
- Package:
- -
- Datasheet:
-
M24SR04-GMC5T/2.pdf
- Description:
- IC RFID TRANSP 13.56MHZ 8UFDFPN
- Quantity:
- Payment:
- Shipping:
Inventory:146
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M24SR04-GMC5T/2 from STMicroelectronics is a dynamic NFC/RFID tag IC with dual-interface operation (I²C + contactless), 4-Kbit EEPROM, NFC Forum Type 4 Tag compliance, ISO/IEC 14443 Type A support, and 2.4 V–5.5 V supply range. It enables secure NDEF data exchange in smart packaging, industrial asset tagging, and IoT device configuration.
For engineers reviewing the M24SR04-GMC5T/2 datasheet, M24SR04-GMC5T/2 pinout, M24SR04-GMC5T/2 application, or M24SR04-GMC5T/2 equivalent, this device delivers verified I²C slave timing (1 MHz), RF session arbitration, UID-based authentication, and configurable GPO signaling for real-time status feedback in embedded NFC systems.
Technical Context
The M24SR04-GMC5T/2 implements a dual-interface architecture where I²C and RF operate independently but share memory access via session token arbitration. Its I²C interface behaves strictly as a slave with fixed 7-bit address (0x50) and supports repeated start conditions and ACK/NACK handshaking per I²C specification.
RF operation conforms to NFC Forum Type 4 Tag v2.0 and ISO/IEC 14443-4, using R-APDU/C-APDU framing, anticollision, RATS/ATS handshake, and PPS negotiation. Internal tuning capacitance (25 pF) eliminates external matching components for standard 13.56 MHz antenna designs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory capacity | 4-Kbit (512-byte) EEPROM with NDEF file structure support and 7-byte UID |
| I²C interface speed | Up to 1 MHz - enables high-throughput host MCU read/write without bus contention |
| Supply voltage range | 2.4 V to 5.5 V - compatible with 3.3 V and 5 V logic domains and battery-powered systems |
| Data retention | 200 years at 25 °C - ensures long-term integrity of firmware metadata or calibration data |
| Write endurance | 1 million cycles at 25 °C; 600k at 85 °C - supports frequent field updates in industrial monitoring nodes |
| RF protocol | NFC Forum Type 4 Tag + ISO/IEC 14443 Type A - interoperable with Android NFC phones and commercial readers |
| GPO functionality | Configurable output for RF busy, I²C answer ready, WIP, or interrupt - reduces polling overhead in host firmware |
Pinout & Package
Package: UFDFPN8 ECOPACK2® (2.0 mm × 2.5 mm, 0.5 mm pitch, exposed thermal pad).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Power supply input | Accepts 2.4–5.5 V; internal LDO regulates core logic and EEPROM programming voltage |
| VSS | Ground reference | Common return path for I²C, RF, and GPO; must be low-impedance for RF stability |
| SCL | I²C clock input | Master-generated clock; supports standard/fast-mode timing up to 1 MHz |
| SDA | I²C bidirectional data line | Open-drain, requires external pull-up; handles C-APDU/R-APDU payload transfer |
| AC0 / AC1 | RF antenna connection | Differential 13.56 MHz interface; internal 25 pF tuning capacitance simplifies PCB layout |
| GPO | General-purpose output | Configurable push-pull or open-drain; signals RF session state or I²C readiness |
| RF Disable | RF interface enable control | Active-low input; disables RF field detection and prevents unintended tag activation |
Key Features
| Feature | Design Value |
|---|---|
| Dual-interface session arbitration | Hardware-enforced token-based mutual exclusion prevents I²C/RF memory conflicts during concurrent access |
| NDEF-compliant memory mapping | Predefined CC and NDEF file layout enables plug-and-play compatibility with Android NFC Intent dispatch |
| Password-protected access | Separate 128-bit NDEF and I²C passwords enforce multi-layer security for sensitive configuration data |
| RF disable pin | Hardware-level RF shutdown eliminates software vulnerabilities and meets EMI control requirements |
| Temperature range | -40 °C to +85 °C operation - validated for automotive under-hood and industrial control cabinet deployment |
Applications
| Smart Product Authentication | Industrial Asset Tagging |
|---|---|
Use Scenario: Verifying genuine consumables (ink cartridges, filters) via NFC tap on printer or HVAC unit. IC Role / Device Role / Timing Role: Stores digitally signed NDEF records; responds to reader commands within 106 kbps ISO/IEC 14443-4 timing constraints. Use Value: Prevents counterfeit use by enforcing password-verified read access and UID binding to OEM cloud services. |
Use Scenario: Tracking maintenance history and calibration data on factory floor sensors and motor drives. IC Role / Device Role / Timing Role: Acts as tamper-resistant memory node; updated via I²C during service mode and queried via NFC during audits. Use Value: Eliminates manual logbooks by enabling field technicians to read/write encrypted NDEF payloads with Android tablets. |
| IoT Device Configuration | Secure Firmware Update Trigger |
Use Scenario: Provisioning Wi-Fi credentials and TLS certificates into edge gateways during commissioning. IC Role / Device Role / Timing Role: Hosts NDEF-formatted SSID/password and root CA; accessed only after GPO confirms RF session open. Use Value: Avoids UART/JTAG exposure by delivering credentials over NFC, reducing attack surface during setup. |
Use Scenario: Initiating signed firmware update on medical devices after NFC verification of authorized technician badge. IC Role / Device Role / Timing Role: Stores cryptographic challenge-response tokens; triggers secure boot reflash upon successful Verify command sequence. Use Value: Enforces hardware-rooted authentication before permitting flash writes, satisfying IEC 62304 traceability requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dynamic NFC tag applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NT3H2111W0FHKH | 1-Kbit EEPROM, no I²C interface, integrated RF field detector, lower power RF listen mode | Optimized for passive NFC-only use cases (e.g., marketing tags); lacks dual-interface coordination | Select when system requires ultra-low-power RF presence detection without host MCU interaction |
| M24SR64-YMC6T/2 | 64-Kbit EEPROM, same pinout/package, identical I²C/RF protocols and GPO features | Direct upgrade path for higher NDEF payload capacity (e.g., full device manuals or firmware images) | Select when >4-Kbit NDEF storage is required and board layout reuse is critical |
Compared with NT3H2111W0FHKH, M24SR04-GMC5T/2 provides deterministic I²C synchronization for host-controlled updates; compared with M24SR64-YMC6T/2, it offers cost-optimized memory sizing for compact configuration payloads without sacrificing protocol fidelity or security features.
Availability
M24SR04-GMC5T/2 is available at Aetrix Electronics and suitable for smart product authentication, industrial asset tagging, and IoT device configuration requiring stable component supply across automotive, medical, and industrial production programs.
Supply support for M24SR04-GMC5T/2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in microcontrollers, power management, sensors, and connectivity solutions for industrial, automotive, and consumer markets.
The M24SR series belongs to ST's ST25 NFC/RFID platform, designed specifically for secure, dual-interface data exchange between embedded systems and NFC-enabled smartphones or readers.
FAQ
What is the function of the RF Disable pin?
The RF Disable pin is an active-low hardware control that physically deactivates the RF front-end circuitry. When asserted, it prevents the IC from responding to any 13.56 MHz field, eliminating unintended tag activation and reducing electromagnetic interference in dense RF environments. It does not affect I²C operation.
How does the GPO pin indicate I²C answer readiness?
The GPO pin can be configured via the System File to assert high when an I²C command response is ready for readout. This eliminates polling delays in host firmware: the MCU waits for GPO transition instead of issuing repeated read attempts, improving deterministic latency in time-critical applications like real-time diagnostics.
Can the M24SR04-GMC5T/2 be used without an external antenna capacitor?
Yes. The device integrates 25 pF of internal tuning capacitance across AC0/AC1 pins, enabling direct connection to a printed loop antenna without discrete capacitors. This reduces BOM count and PCB area, though antenna impedance matching must still be validated per ISO/IEC 14443-2 requirements for optimal 106 kbps link margin.
What is the difference between the M24SR04-G and M24SR04-Y grades?
The M24SR04-G grade operates from 2.4 V to 5.5 V and is rated for -25 °C to +85 °C; the M24SR04-Y grade supports 2.7 V to 5.5 V and extends to -40 °C. Both share identical functionality, pinout, and memory structure. M24SR04-GMC5T/2 corresponds to the G-grade in UFDFPN8 package.
M24SR04-GMC5T/2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- RFID Transponder
- Frequency:
- 13.56MHz
- Standards:
- ISO 14443, NFC
- Interface:
- I2C
- Voltage - Supply:
- 2.4V ~ 5.5V
- Operating Temperature:
- -25°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- -
M24SR04-GMC5T/2 FAQ
1.How can I place an order for M24SR04-GMC5T/2 through Aetrix?
Please submit a Request for Quotation (RFQ) for M24SR04-GMC5T/2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M24SR04-GMC5T/2 reliable?
The price and inventory of M24SR04-GMC5T/2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M24SR04-GMC5T/2 is usually 5 days.
3.What payment methods are accepted for M24SR04-GMC5T/2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M24SR04-GMC5T/2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M24SR04-GMC5T/2?
M24SR04-GMC5T/2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M24SR04-GMC5T/2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M24SR04-GMC5T/2?
For technical support, including M24SR04-GMC5T/2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M24SR04-GMC5T/2 requirements.
6.How does Aetrix verify that M24SR04-GMC5T/2 is sourced from the original manufacturer or authorized distributors?
All M24SR04-GMC5T/2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M24SR04-GMC5T/2 meets industry standards.
7.What is the process for return or replacement of M24SR04-GMC5T/2?
All M24SR04-GMC5T/2 units undergo pre-shipment inspection (PSI). If there is an issue with M24SR04-GMC5T/2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M24SR04-GMC5T/2 part is unused and in its original packaging.
Return procedure for M24SR04-GMC5T/2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M24SR04-GMC5T/2 Tags
-
SL2S2602FTBX
NXP Semiconductors
-
ST25DV04K-IER6S3
STMicroelectronics
-
ST25DV04K-IER6C3
STMicroelectronics
-
LXMSJZNCMD-217
Murata Electronics
-
NT3H2111W0FTTJ
NXP Semiconductors
-
NT3H2111W0FHKH
NXP Semiconductors
-
M24LR04E-RMC6T/2
STMicroelectronics
-
ST25DV04KC-JF6D3
STMicroelectronics
-
ST25DV64KC-IE6S3
STMicroelectronics
-
ST25DV64K-IER6T3
STMicroelectronics
-
NT3H2211W0FTTJ
NXP Semiconductors
-
NT3H2211W0FHKH
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
