My Inquiry
My Account
STMicroelectronics M24SR04-GSG12I/2
- Part No.:
- M24SR04-GSG12I/2
- Manufacturer:
- STMicroelectronics
- Category:
- RFID, RF Access, Monitoring ICs
- Package:
- Die
- Datasheet:
-
M24SR04-GSG12I/2.pdf
- Description:
- 4-KBIT DYNAMIC NFC/RFID TAG NFC
- Quantity:
- Payment:
- Shipping:
Inventory:1,753
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M24SR04-GSG12I/2 from STMicroelectronics is a dynamic NFC/RFID tag IC with dual I²C and contactless interfaces, embedding 4-Kbit EEPROM and compliant with NFC Forum Type 4 Tag and ISO/IEC 14443 Type A standards. It operates from 2.4 V to 5.5 V, supports 1 MHz I²C, delivers 246-byte single-command read/write, and features 7-byte UID and 128-bit password protection - deployed in secure product authentication and smart packaging systems.
For engineers reviewing the M24SR04-GSG12I/2 datasheet, M24SR04-GSG12I/2 pinout, M24SR04-GSG12I/2 application, or M24SR04-GSG12I/2 equivalent, this page provides verified functional modes (I²C slave + RF tag), memory management (NDEF-compliant 512-byte EEPROM), GPO configuration options, RF disable control, and package-specific terminal mapping for SO8, TSSOP8, and UFDFPN8 variants.
Technical Context
The device implements a dual-interface architecture where the I²C interface operates as a slave with configurable address (0x50–0x57) and 1 MHz timing compliance, while the RF interface conforms to ISO/IEC 14443-A at 106 Kbps with built-in 25 pF tuning capacitance. Session arbitration between I²C and RF is enforced via token-based mutual exclusion to prevent memory corruption.
Memory access is governed by NDEF file structure with CC (Capability Container) and System files, supporting password-protected read/write rights, permanent state locking, and interrupt-driven GPO signaling (e.g., WIP, INT, RF busy). Temperature range is -25 °C to +85 °C for grade G, with data retention rated at 200 years and 600k write cycles at 85 °C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory capacity | 512-byte (4-kbit) EEPROM with NDEF data structure support for NFC interoperability |
| I²C interface speed | Up to 1 MHz - enables high-speed host MCU integration without timing bottlenecks |
| Supply voltage range | 2.4 V to 5.5 V - compatible with industrial and battery-powered 3.3 V/5 V systems |
| RF protocol compliance | NFC Forum Type 4 Tag + ISO/IEC 14443 Type A - ensures out-of-box compatibility with Android/iOS NFC readers |
| Data retention | 200 years - guarantees long-term firmware or calibration data integrity in embedded deployments |
| Write endurance | 600k cycles at 85 °C - validated for frequent field updates in thermal-stressed environments |
| Unique identifier | 7-byte UID - provides immutable device identity for anti-counterfeiting and traceability |
Pinout & Package
Package: 8-lead SO8 (ECOPACK2®), also available in TSSOP8 and UFDFPN8 footprints. Pin functions are identical across packages per STMicroelectronics datasheet DocID024754 Rev 16.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Power supply input | Accepts 2.4–5.5 V; internal regulator powers RF and EEPROM circuits |
| VSS | Ground reference | Common return path for I²C logic and RF analog sections |
| SCL | I²C clock input | Master-generated clock up to 1 MHz; synchronizes all I²C transactions |
| SDA | I²C bidirectional data line | Open-drain interface with internal pull-up; handles command/response framing |
| AC0 / AC1 | RF antenna connection | Differential inputs for 13.56 MHz LC tank; integrated 25 pF tuning capacitance |
| RF_DISABLE | Active-low RF enable control | Pulls low to deactivate contactless interface - prevents unintended NFC reads during I²C writes |
| GPO | Configurable general-purpose output | Programmable signal for WIP, INT, RF busy, or session status indication |
Key Features
| Feature | Design Value |
|---|---|
| Dual-interface session arbitration | Hardware-enforced token exchange prevents simultaneous I²C/RF access to EEPROM |
| NDEF-compliant memory layout | Predefined CC and NDEF file structure enables plug-and-play NFC reader compatibility |
| Password-protected access control | Separate 128-bit passwords for NDEF files and I²C interface - isolates host and RF security domains |
| GPO configurability | 7 distinct operational modes (e.g., WIP, INT, RF busy) mapped via GPO field in System file |
| Permanent state locking | EnablePermanentState command makes NDEF files read-only - prevents tampering after commissioning |
Applications
| Smart Product Authentication | Secure Firmware Update |
|---|---|
Use Scenario: Embedded in medical consumables to verify OEM origin before device activation. IC Role / Device Role / Timing Role: Acts as tamper-evident identity anchor; stores cryptographic keys and batch IDs accessible via NFC phone scan. Use Value: Prevents counterfeit use by enforcing hardware-bound authentication before enabling therapy delivery. | Use Scenario: Integrated into industrial gateways to store signed firmware images for over-the-air updates. IC Role / Device Role / Timing Role: Provides secure, non-volatile storage for update payloads and signature verification keys accessed via I²C during boot. Use Value: Enables authenticated, rollback-resistant firmware upgrades without external secure elements. |
| Interactive Packaging | Asset Tracking Tag |
Use Scenario: Embedded in luxury goods packaging to launch brand content and verify authenticity via smartphone tap. IC Role / Device Role / Timing Role: Serves as NFC-enabled data carrier with preloaded NDEF records; responds to 106 Kbps reader commands. Use Value: Delivers rich consumer engagement while maintaining supply chain integrity through UID-traceable serialization. | Use Scenario: Mounted on reusable logistics containers to log maintenance history and location handoffs. IC Role / Device Role / Timing Role: Functions as durable, battery-free memory node; updated via handheld NFC reader at warehouse checkpoints. Use Value: Eliminates manual logging errors and extends tag lifetime beyond 10 years using 200-year data retention. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dynamic NFC tag applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NT3H2111W0FHKH | 1-Kbyte EEPROM, supports I²C up to 400 kHz only; no GPO pin; fixed 3.3 V operation | Lacks session arbitration and RF disable - unsuitable for concurrent host/reader access scenarios | Select when cost-sensitive, low-bandwidth NFC tagging suffices and GPO signaling is unnecessary |
| M24SR64-YDW | 64-Kbit EEPROM, wider temp range (-40 °C to +105 °C), same I²C/RF architecture and pinout | Higher memory density supports multi-language NDEF records and extended audit logs | Choose for automotive or extended-temperature deployments requiring >4-Kbit payload storage |
Compared with NT3H2111W0FHKH, M24SR04-GSG12I/2 offers higher I²C speed and GPO flexibility; versus M24SR64-YDW, it trades memory size for lower cost and footprint in space-constrained authentication nodes.
Availability
M24SR04-GSG12I/2 is available at Aetrix Electronics and suitable for smart packaging, secure firmware update, and asset tracking applications requiring stable component supply across industrial and consumer electronics programs.
Supply support for M24SR04-GSG12I/2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, sensors, power ICs, and connectivity solutions for industrial, automotive, and consumer markets.
The M24SR series belongs to ST's ST25 NFC/RFID portfolio, engineered specifically for secure dual-interface data exchange in resource-constrained edge devices - emphasizing interoperability, memory integrity, and robust RF performance in real-world electromagnetic environments.
FAQ
What is the maximum I²C clock frequency supported by M24SR04-GSG12I/2?
The device supports I²C communication up to 1 MHz, as specified in Section 11 of the official datasheet (DocID024754 Rev 16). This allows fast host MCU interaction while maintaining reliable timing margins under worst-case voltage and temperature conditions for grade G (−25 °C to +85 °C).
Does M24SR04-GSG12I/2 require an external antenna matching network?
No - the IC integrates 25 pF internal tuning capacitance across AC0/AC1 pins, eliminating need for external capacitors in standard 13.56 MHz loop antenna designs. External inductance remains required, but impedance matching is simplified per ST's recommended 1–2 µH coil design guidelines.
How does the RF_DISABLE pin function during concurrent I²C and RF operations?
RF_DISABLE is an active-low hardware control that disables the RF interface when asserted, preventing interference during I²C writes. When deasserted, RF remains enabled but session arbitration ensures exclusive EEPROM access - no data corruption occurs even if both interfaces attempt access simultaneously.
Can the GPO pin be used to signal successful completion of an NDEF write operation?
Yes - configuring GPO for "MIP NDEF Message writing in Progress" (GPO field = 0x3X) asserts the pin during write execution, and its deassertion indicates completion. This provides hardware-level synchronization for host MCUs without polling status registers, reducing software overhead in time-critical applications.
M24SR04-GSG12I/2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- Die
- Packaging:
- Bulk
- Product Status:
- Active
- Type:
- RFID Transponder
- Frequency:
- 13.56MHz
- Standards:
- ISO 14443, NFC
- Interface:
- I2C
- Voltage - Supply:
- 2.4V ~ 5.5V
- Operating Temperature:
- -25°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- Wafer
M24SR04-GSG12I/2 FAQ
1.How can I place an order for M24SR04-GSG12I/2 through Aetrix?
Please submit a Request for Quotation (RFQ) for M24SR04-GSG12I/2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M24SR04-GSG12I/2 reliable?
The price and inventory of M24SR04-GSG12I/2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M24SR04-GSG12I/2 is usually 5 days.
3.What payment methods are accepted for M24SR04-GSG12I/2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M24SR04-GSG12I/2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M24SR04-GSG12I/2?
M24SR04-GSG12I/2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M24SR04-GSG12I/2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M24SR04-GSG12I/2?
For technical support, including M24SR04-GSG12I/2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M24SR04-GSG12I/2 requirements.
6.How does Aetrix verify that M24SR04-GSG12I/2 is sourced from the original manufacturer or authorized distributors?
All M24SR04-GSG12I/2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M24SR04-GSG12I/2 meets industry standards.
7.What is the process for return or replacement of M24SR04-GSG12I/2?
All M24SR04-GSG12I/2 units undergo pre-shipment inspection (PSI). If there is an issue with M24SR04-GSG12I/2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M24SR04-GSG12I/2 part is unused and in its original packaging.
Return procedure for M24SR04-GSG12I/2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M24SR04-GSG12I/2 Tags
-
SL2S2602FTBX
NXP Semiconductors
-
ST25DV04K-IER6S3
STMicroelectronics
-
ST25DV04K-IER6C3
STMicroelectronics
-
LXMSJZNCMD-217
Murata Electronics
-
NT3H2111W0FTTJ
NXP Semiconductors
-
NT3H2111W0FHKH
NXP Semiconductors
-
M24LR04E-RMC6T/2
STMicroelectronics
-
ST25DV04KC-JF6D3
STMicroelectronics
-
ST25DV64KC-IE6S3
STMicroelectronics
-
ST25DV64K-IER6T3
STMicroelectronics
-
NT3H2211W0FTTJ
NXP Semiconductors
-
NT3H2211W0FHKH
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
