Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > RF and Wireless > RFID, RF Access, Monitoring ICs

STMicroelectronics M24SR64-YDW8T/2

Name: M24SR64-YDW8T/2
Brand: STMicroelectronics
SKU: M24SR64-YDW8T/2
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: M24SR64-YDW8T/2

Manufacturer:: STMicroelectronics

Category:: RFID, RF Access, Monitoring ICs

Package:: 8-TSSOP (0.173", 4.40mm Width)

Datasheet:: M24SR64-YDW8T/2.pdf

Description:: IC RFID TRANSP 13.56MHZ 8TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,331

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

M24SR64-YDW8T/2 from STMicroelectronics is a dynamic NFC/RFID tag IC with dual I²C and contactless interfaces, embedding 64-Kbit EEPROM memory compliant with NFC Forum Type 4 Tag and ISO/IEC 14443 Type A standards. It operates from 2.7 V to 5.5 V, supports 1 MHz I²C, and delivers 246-byte read/write bursts - deployed in secure smart labels, industrial asset tagging, and NFC-enabled IoT sensor nodes.

For engineers reviewing the M24SR64-YDW8T/2 datasheet, M24SR64-YDW8T/2 pinout, M24SR64-YDW8T/2 application, or M24SR64-YDW8T/2 equivalent, key selection criteria include dual-interface session arbitration, UID+password-protected NDEF file access, RF disable control, GPO-configurable status signaling, and extended temperature operation up to 105 °C for I²C mode.

Technical Context

The device implements concurrent I²C slave and ISO/IEC 14443-A RF tag functionality with hardware-level session token management: an I²C session token prevents RF interference during wired access, while an RF session token blocks I²C writes during contactless transactions. Memory is partitioned into NDEF, Capability Container, and System files with configurable read/write access rights enforced via 128-bit passwords.

RF interface integrates internal 25 pF tuning capacitance and supports 106 Kbps data rate under NFC Forum Type 4 Tag protocol; I²C interface complies with standard two-wire timing (t_LOW ≥ 4.7 µs, t_HIGH ≥ 4.0 µs) and includes built-in watchdog timeout detection. GPO pin supports seven programmable states including RF busy, WIP, and INT interrupt signaling.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory capacity	64-Kbit (8-Kbyte) EEPROM with 200-year data retention and 1 million write cycles at 25 °C
I²C interface	Two-wire slave interface supporting 1 MHz protocol; address 0x50–0x57; ACK/NACK handshake with timeout detection
RF interface	NFC Forum Type 4 Tag compliant; ISO/IEC 14443 Type A; 106 Kbps; integrated 25 pF tuning capacitance
Operating voltage	2.7 V to 5.5 V single supply - enables direct integration with 3.3 V and 5 V microcontroller systems
Temperature range	−40 °C to +105 °C for I²C operation; −40 °C to +85 °C for RF operation - supports industrial-grade deployment
Unique identifier	7-byte factory-programmed UID - provides immutable device identity for secure authentication and traceability
Security features	128-bit NDEF file password; I²C password protection; permanent lock capability; read/write access control per file

Pinout & Package

Available in three ECOPACK2®-compliant 8-lead packages: SO8 (SO8N), TSSOP8, and UFDFPN8. Pin functions are identical across variants.

Pin/Terminal	Circuit Role	Design Meaning
VCC	Power supply input	2.7–5.5 V main supply; decoupling capacitor required near pin
VSS	Ground reference	Common return path for I²C and RF circuits; low-impedance connection critical for RF stability
SCL	I²C clock line	Input-only; drives internal I²C state machine; supports 1 MHz max frequency with standard-mode timing
SDA	I²C bidirectional data line	Open-drain; requires external pull-up; handles command/response framing and ACK/NACK signaling
AC0 / AC1	RF antenna connection	Differential RF port; connects to external 13.56 MHz loop antenna; internal 25 pF tuning reduces external component count
GPO	Configurable general-purpose output	Programmable as RF busy, WIP, INT, or state-control signal; driven high/low based on GPO field in System file
RF Disable	RF interface enable/disable control	Active-low input; disables RF field detection and communication without affecting I²C operation

Key Features

Feature	Design Value
Dual-interface session arbitration	Hardware-enforced mutual exclusion between I²C and RF access using dedicated session tokens - prevents memory corruption during concurrent interface use
NDEF-compliant memory structure	Predefined CC and NDEF file layout per NFC Forum specification - enables plug-and-play interoperability with Android/iOS NFC hosts without custom driver development
Configurable GPO signaling	Seven distinct output modes (e.g., RF busy, WIP, INT) mapped via GPO field - eliminates need for external GPIO monitoring in host MCU firmware
Extended write endurance grading	600k write cycles at 85 °C and 500k at 105 °C - validated for high-cycle industrial logging applications where ambient temperature exceeds 85 °C
Secure access control	Independent 128-bit passwords for NDEF files and I²C interface; permanent lock option; access rights persist across power cycles

Applications

Smart Industrial Labels

NFC-Enabled Sensor Nodes

Use Scenario: Asset tags on factory floor equipment requiring tamper-resistant configuration storage and remote parameter updates via NFC phone.

IC Role / Device Role / Timing Role: Dual-interface EEPROM storing calibration data, firmware version, and maintenance logs - accessed via I²C during boot and updated via NFC during servicing.

Use Value: Eliminates need for physical connectors or proprietary programming tools; UID ensures unique identification across thousands of assets.

Use Scenario: Battery-powered environmental sensors in HVAC ducts, where periodic NFC readout replaces wireless transmission to conserve energy.

IC Role / Device Role / Timing Role: NDEF-tagged memory holding temperature/humidity history; RF interface activated only during technician scan; I²C used for local MCU logging.

Use Value: Reduces average current draw by disabling RF when idle; 246-byte burst reads minimize scan time and improve user experience.

Secure Product Authentication

Medical Device Configuration

Use Scenario: Anti-counterfeit label on pharmaceutical packaging, verified via smartphone NFC scan before dispensing.

IC Role / Device Role / Timing Role: Stores encrypted serial number and batch ID in protected NDEF file; password-locked write access prevents cloning.

Use Value: 7-byte UID + 128-bit password enforces cryptographic binding between physical package and digital record.

Use Scenario: Configurable settings storage in portable diagnostic devices, updated via NFC during clinic setup and read via I²C during operation.

IC Role / Device Role / Timing Role: Holds patient-specific thresholds and calibration offsets; RF disable pin allows full isolation during clinical use to prevent accidental reconfiguration.

Use Value: RF Disable pin enables deterministic EMI control in sensitive analog measurement environments.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dynamic NFC tag applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
M24SR64-YDW6T/2	Identical electrical specs and memory; differs only in package - TSSOP8 instead of SO8	Same functional use; preferred for space-constrained PCB layouts requiring smaller footprint	Select when board area optimization is prioritized over hand-soldering ease or thermal mass requirements
M24SR64-YMW6T/2	UFDFPN8 package; same die and pinout but 2.0 × 2.0 mm body vs. SO8's 4.9 × 6.0 mm	Targeted for ultra-compact wearables and miniaturized medical patches where height and area are critical	Choose for sub-10 mm² footprint designs; verify antenna coupling performance due to reduced pad-to-ground clearance

Compared with M24SR64-YDW8T/2, the TSSOP8 variant offers 30% smaller area with identical thermal and electrical behavior, while the UFDFPN8 version achieves >75% footprint reduction but requires careful RF layout validation due to tighter parasitic constraints.

Availability

M24SR64-YDW8T/2 is available at Aetrix Electronics and suitable for industrial asset tracking, NFC-enabled medical devices, and secure product authentication requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.

Supply support for M24SR64-YDW8T/2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and connectivity solutions for industrial, automotive, and consumer markets.

The M24SR64-YDW8T/2 belongs to the ST25 NFC/RFID product line, engineered specifically for secure, dual-interface data exchange between embedded systems and NFC smartphones - emphasizing interoperability, memory integrity, and industrial temperature resilience.

FAQ

What is the maximum I²C clock frequency supported by M24SR64-YDW8T/2?

The device supports I²C up to 1 MHz under standard-mode timing specifications (t_LOW ≥ 4.7 µs, t_HIGH ≥ 4.0 µs). It does not support fast-mode plus (1 MHz is its absolute maximum); exceeding this frequency risks ACK failure or frame corruption due to internal state machine timing limits.

How does the RF Disable pin function during active I²C communication?

Asserting RF Disable (driving it low) immediately halts all RF field detection and communication while preserving full I²C functionality - including ongoing read/write operations and session token validity. This enables deterministic RF isolation in EMI-sensitive applications without resetting the IC.

Can the 7-byte UID be modified or reprogrammed after manufacturing?

No. The 7-byte UID is factory-programmed into one-time-programmable (OTP) memory and cannot be altered, erased, or overwritten. It serves as a cryptographically immutable device identifier essential for anti-cloning and secure authentication workflows.

What is the minimum antenna loop inductance required for reliable RF operation?

STMicroelectronics specifies optimal antenna design for 13.56 MHz resonance with the internal 25 pF tuning capacitance; typical recommended inductance is 1.0–1.5 µH. Lower inductance (<0.8 µH) causes detuning and reduces coupling efficiency, while higher values (>1.8 µH) shift resonance below 13.56 MHz and degrade read range.

M24SR64-YDW8T/2 Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 8-TSSOP (0.173", 4.40mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Type:: RFID Transponder

Frequency:: 13.56MHz

Standards:: ISO 14443

Interface:: I2C

Voltage - Supply:: 2.7V ~ 5.5V

Operating Temperature:: -40°C ~ 105°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-TSSOP

M24SR64-YDW8T/2 FAQ

1.How can I place an order for M24SR64-YDW8T/2 through Aetrix?

Please submit a Request for Quotation (RFQ) for M24SR64-YDW8T/2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for M24SR64-YDW8T/2 reliable?

The price and inventory of M24SR64-YDW8T/2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M24SR64-YDW8T/2 is usually 5 days.

3.What payment methods are accepted for M24SR64-YDW8T/2?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M24SR64-YDW8T/2 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for M24SR64-YDW8T/2?

M24SR64-YDW8T/2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your M24SR64-YDW8T/2 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for M24SR64-YDW8T/2?

For technical support, including M24SR64-YDW8T/2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M24SR64-YDW8T/2 requirements.

6.How does Aetrix verify that M24SR64-YDW8T/2 is sourced from the original manufacturer or authorized distributors?

All M24SR64-YDW8T/2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M24SR64-YDW8T/2 meets industry standards.

7.What is the process for return or replacement of M24SR64-YDW8T/2?

All M24SR64-YDW8T/2 units undergo pre-shipment inspection (PSI). If there is an issue with M24SR64-YDW8T/2, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The M24SR64-YDW8T/2 part is unused and in its original packaging.

Return procedure for M24SR64-YDW8T/2:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…