My Inquiry
My Account
Microchip Technology MAPLAD18KP100AE3
- Part No.:
- MAPLAD18KP100AE3
- Manufacturer:
- Microchip Technology
- Category:
- TVS Diodes
- Package:
- Nonstandard SMD
- Datasheet:
-
MAPLAD18KP100AE3.pdf
- Description:
- TVS DIODE 100VWM 162VC PLAD
- Quantity:
- Payment:
- Shipping:
Inventory:5,052
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAPLAD18KP100AE3 from Microsemi is a unidirectional surface-mount transient voltage suppressor (TVS) designed for high-energy surge protection in aerospace and automotive systems. It delivers 18,000 W peak pulse power at 10/1000 μs, features a 100 V reverse standoff voltage (VWM), clamps to ≤162 V at 112 A peak impulse current (IPP), and exhibits 0.7 °C/W junction-to-case thermal resistance. It is qualified to AEC-Q101 and meets RTCA DO-160F Waveform 4 Level 4 pin injection requirements.
For engineers reviewing the MAPLAD18KP100AE3 datasheet, MAPLAD18KP100AE3 pinout, MAPLAD18KP100AE3 application, or MAPLAD18KP100AE3 equivalent, key selection criteria include its 100 V VWM rating, 162 V max clamping voltage at 112 A, 18 kW surge capability, RoHS-compliant e3 plating, and qualification for aircraft lightning protection per DO-160 Section 22.
Technical Context
This TVS diode operates as a clamping device in parallel with sensitive circuitry, activating above its 100 V standoff voltage to divert transients away from downstream components. Its low RθJC (0.7 °C/W) enables effective heat transfer to a heatsink, supporting repeated surge events under ≤0.05% duty cycle conditions.
It is rated for secondary lightning protection per IEC 61000-4-5 with 42 Ω, 12 Ω, and 2 Ω source impedances (Class 1–5 depending on impedance), and provides ESD immunity per IEC 61000-4-2 and EFT protection per IEC 61000-4-4. The cathode is located on the metal base (package bottom), defining polarity for PCB layout.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VWM | 100 V maximum continuous reverse operating voltage - sets upper limit of normal circuit voltage before clamping initiates |
| V(BR) min/max | 111–123 V breakdown range at test current - defines reliable turn-on threshold across temperature and lot variation |
| VC @ IPP | ≤162 V clamping voltage at 112 A peak pulse - determines maximum voltage stress imposed on protected circuit during surge |
| PPP | 18,000 W peak pulse power at 10/1000 μs - quantifies single-event energy handling capacity under standardized lightning waveform |
| RθJC | 0.7 °C/W junction-to-case thermal resistance - enables efficient heat transfer to external heatsink for multi-stroke reliability |
| ID @ VWM | ≤10 μA standby leakage at 100 V - ensures negligible power loss and signal integrity degradation in standby operation |
| αV(BR) | 122 mV/°C temperature coefficient - allows accurate derating of breakdown voltage over -55°C to +150°C operating range |
Pinout & Package
The MAPLAD18KP100AE3 uses a surface-mount plastic package with void-free UL94V-0 epoxy body and tin-plated terminals. The cathode is the metal base (bottom side); anode is the top-side metallized pad. Recommended pad layout per RF01215 Rev B specifies 12.32–12.57 mm length (A1), 10.54–10.80 mm width (A2), and 3.68–3.94 mm terminal width (B).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Anode (top metallization) | Surge current entry path for unidirectional conduction | Connected to line/voltage rail being protected; must be routed with low-inductance trace to minimize overshoot |
| Cathode (metal base) | Surge current return path and thermal interface | Soldered directly to copper pour or heatsink; serves dual role as electrical terminal and primary thermal conduction path |
Key Features
| Feature | Design Value |
|---|---|
| 18 kW peak pulse power rating | Enables compliance with RTCA DO-160 Section 22 multi-stroke lightning testing without derating or parallel devices |
| 0.7 °C/W RθJC | Supports >100 surge events at 1 Hz repetition rate when mounted on 25 cm² 2 oz Cu heatsink per MicroNote 134 |
| AEC-Q101 qualification | Validates robustness for automotive load-dump and ISO 7637-2 transient environments without additional screening |
| e3 RoHS-compliant plating | Ensures lead-free solder compatibility and eliminates post-soldering cleaning steps in high-reliability assembly lines |
| Level 1 moisture sensitivity | Allows indefinite floor life without dry-pack storage or baking, reducing handling overhead in JIT manufacturing |
Applications
| Aircraft Avionics Power Input | Automotive Engine Control Unit (ECU) |
|---|---|
Use Scenario: Protecting 28 V DC power inputs of flight-critical sensors and communication modules against lightning-induced surges per DO-160F Section 22. IC Role / Device Role / Timing Role: Primary parallel clamping device placed at board edge input filter stage, shunting >10 kA transients to chassis ground. Use Value: Achieves Level 4 pin injection protection (Waveform 4) and Class 4 secondary lightning immunity with 42 Ω source, eliminating need for series impedance or cascaded protection. | Use Scenario: Safeguarding 12 V/24 V power rails in engine control units exposed to ISO 7637-2 Pulse 5a (load dump) transients up to 60 V/100 ms. IC Role / Device Role / Timing Role: Unidirectional TVS placed between battery rail and DC-DC converter input, clamping within 100 ps to limit voltage excursion below 162 V. Use Value: Withstands 1500 A forward surge current and dissipates 18 kW without failure, enabling single-device protection instead of stacked TVS arrays. |
| Industrial Motor Drive DC Bus | Railway Signaling Interface |
Use Scenario: Suppressing commutation spikes and regenerative energy surges on 100 V DC bus lines in variable-frequency drives used in factory automation. IC Role / Device Role / Timing Role: Clamping element connected across DC link capacitors, activated only during overvoltage events exceeding 100 V nominal bus voltage. Use Value: 100 V VWM matches standard 100 V industrial bus ratings; 162 V clamping ensures IGBT gate drivers remain within safe operating area during 112 A transients. | Use Scenario: Securing 110 V signaling lines in railway trackside electronics against induced surges from nearby traction currents and lightning coupling. IC Role / Device Role / Timing Role: Bidirectional-capable variant (MAPLAD18KP100CA) used here; unidirectional MAPLAD18KP100AE3 applied where polarity is fixed and ground-referenced. Use Value: Meets EN 50121-4 Class 3 immunity requirements with 12 Ω source impedance, providing validated protection without custom transient filters. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar transient voltage suppression applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SMBJ100A | 600 W PPP rating, 100 V VWM, DO-214AA package, RθJC ≈ 40 °C/W | Limited to single-stroke or low-duty-cycle events; unsuitable for DO-160 multi-stroke validation | Select SMBJ100A only for cost-sensitive consumer-grade designs with <500 W surge exposure. |
| SMCJ100A | 1500 W PPP rating, same VWM, DO-214AB package, RθJC ≈ 15 °C/W | Cannot meet 18 kW DO-160 Section 22 requirements; requires parallel devices for equivalent energy handling | Choose SMCJ100A when footprint constraints prevent PLAD package use and surge energy is <1.5 kW. |
Compared with SMBJ100A and SMCJ100A, MAPLAD18KP100AE3 delivers 30× and 12× higher peak pulse power respectively, with superior thermal performance enabling certified multi-stroke lightning protection in aerospace and heavy-duty industrial systems - no alternative achieves this combination of 100 V standoff, 18 kW rating, and AEC-Q101 qualification in a single surface-mount device.
Availability
MAPLAD18KP100AE3 is available at Aetrix Electronics and suitable for aircraft avionics, automotive ECU power conditioning, and industrial motor drive DC bus protection requiring stable component supply across extended production lifecycles.
Supply support for MAPLAD18KP100AE3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microsemi Corporation (now part of Microchip Technology) is a U.S.-based semiconductor company specializing in high-reliability analog, mixed-signal, and radiation-hardened ICs for aerospace, defense, and industrial markets.
The PLAD family was developed specifically for high-energy transient suppression in safety-critical platforms where multi-stroke lightning immunity, thermal stability, and long-term parametric consistency are mandatory - not just surge rating.
FAQ
What is the clamping voltage of MAPLAD18KP100AE3 at its rated peak pulse current?
The MAPLAD18KP100AE3 has a maximum clamping voltage (VC) of 162 V at its rated peak pulse current (IPP) of 112 A under 10/1000 μs waveform conditions. This value is guaranteed across temperature and lot variations per RF01215 Rev B specifications, ensuring protected circuits never experience more than 162 V during a full 18 kW surge event. The MAPLAD18KP100AE3 maintains this clamping performance even after repeated multi-stroke testing per DO-160F.
Is MAPLAD18KP100AE3 suitable for bidirectional signal line protection?
No, MAPLAD18KP100AE3 is a unidirectional TVS diode, with cathode assigned to the metal base and anode to the top metallization. For bidirectional protection, the MAPLAD18KP100CA variant must be used. Using MAPLAD18KP100AE3 on AC or floating signal lines risks reverse-bias breakdown and permanent damage, as it conducts only from anode to cathode. The MAPLAD18KP100AE3 is intended exclusively for DC power rail protection where polarity is fixed and known.
Does MAPLAD18KP100AE3 require heatsinking for standard operation?
Yes, MAPLAD18KP100AE3 requires external heatsinking for sustained or repeated surge events. Its 0.7 °C/W RθJC rating assumes direct thermal coupling to a heatsink or large copper plane; without it, junction temperature rise exceeds safe limits during 18 kW pulses. Per RF01215 Rev B, mounting on FR4 with recommended pad layout yields RθJA = 50 °C/W - insufficient for multi-stroke duty. The MAPLAD18KP100AE3 must be soldered to a thermally enhanced pad or attached to a dedicated heatsink to maintain TJ < 150°C.
What is the moisture sensitivity level (MSL) of MAPLAD18KP100AE3?
MAPLAD18KP100AE3 is rated MSL Level 1 per IPC/JEDEC J-STD-020B, meaning it has unlimited floor life at ≤30°C/60% RH and requires no dry-pack packaging or baking prior to assembly. This eliminates moisture-related popcorning risk during reflow and reduces handling overhead in high-mix manufacturing. The MAPLAD18KP100AE3 achieves this via void-free UL94V-0 epoxy encapsulation and hermetic-grade terminal plating, making it suitable for immediate use from tape-and-reel without preconditioning.
How does MAPLAD18KP100AE3 meet RTCA DO-160F lightning protection requirements?
MAPLAD18KP100AE3 meets RTCA DO-160F Section 22 Level 4 pin injection (Waveform 4, 6.4/69 μs) and Level 4 secondary lightning (Waveform 1, 10/1000 μs) due to its 18,000 W PPP rating, sub-100 ps response time, and validated multi-stroke endurance. It is explicitly listed in RF01215 Rev B for these levels at 100 V VWM. Unlike generic TVS diodes, the MAPLAD18KP100AE3 undergoes lot-level surge testing and thermal cycling to ensure consistent performance across all production units - a requirement for DO-160 certification.
MAPLAD18KP100AE3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Package/Case:
- Nonstandard SMD
- Series:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- 1
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 100V
- Voltage - Breakdown (Min):
- 111V
- Voltage - Clamping (Max) @ Ipp:
- 162V
- Current - Peak Pulse (10/1000µs):
- 112A
- Power - Peak Pulse:
- 18000W (18kW)
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- -
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- Military
- Qualification:
- MIL-PRF-19500
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- PLAD
MAPLAD18KP100AE3 FAQ
1.How can I place an order for MAPLAD18KP100AE3 through Aetrix?
Please submit a Request for Quotation (RFQ) for MAPLAD18KP100AE3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAPLAD18KP100AE3 reliable?
The price and inventory of MAPLAD18KP100AE3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAPLAD18KP100AE3 is usually 5 days.
3.What payment methods are accepted for MAPLAD18KP100AE3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAPLAD18KP100AE3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAPLAD18KP100AE3?
MAPLAD18KP100AE3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAPLAD18KP100AE3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAPLAD18KP100AE3?
For technical support, including MAPLAD18KP100AE3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAPLAD18KP100AE3 requirements.
6.How does Aetrix verify that MAPLAD18KP100AE3 is sourced from the original manufacturer or authorized distributors?
All MAPLAD18KP100AE3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAPLAD18KP100AE3 meets industry standards.
7.What is the process for return or replacement of MAPLAD18KP100AE3?
All MAPLAD18KP100AE3 units undergo pre-shipment inspection (PSI). If there is an issue with MAPLAD18KP100AE3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAPLAD18KP100AE3 part is unused and in its original packaging.
Return procedure for MAPLAD18KP100AE3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAPLAD18KP100AE3 Tags
-
ESD9B5.0ST5G
onsemi
-
DESD3V3E1BL-7B
Diodes Incorporated
-
ESD5Z3.3T1G
onsemi
-
D5V0H1B2LP-7B
Diodes Incorporated
-
D5V0P1B2LP-7B
Diodes Incorporated
-
DESD5V0U1BA-7
Diodes Incorporated
-
ESD5Z5.0T1G
onsemi
-
DESD5V0U1BB-7
Diodes Incorporated
-
D12V0L1B2LP-7B
Diodes Incorporated
-
PESD2V0Y1BSFYL
Nexperia USA Inc.
-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage
-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
