Microchip Technology MAPLAD18KP20CAE3
- Part No.:
- MAPLAD18KP20CAE3
- Manufacturer:
- Microchip Technology
- Category:
- TVS Diodes
- Package:
- Nonstandard SMD
- Datasheet:
-
MAPLAD18KP20CAE3.pdf
- Description:
- TVS DIODE 20VWM 32.4VC PLAD
- Quantity:
- Payment:

- Shipping:

Inventory:7,120
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAPLAD18KP20CAE3 from Microsemi is a bidirectional surface-mount transient voltage suppressor (TVS) designed for high-energy surge protection in aerospace, automotive, and industrial systems. It delivers 18,000 W peak pulse power at 10/1000 μs, features a 20 V reverse standoff voltage (VWM), clamps to ≤32.4 V at 556 A peak impulse current (IPP), and operates across –55 °C to +150 °C junction temperature.
For engineers reviewing the MAPLAD18KP20CAE3 datasheet, MAPLAD18KP20CAE3 pinout, MAPLAD18KP20CAE3 application, or MAPLAD18KP20CAE3 equivalent, this device is selected for secondary lightning protection per IEC 61000-4-5 (42 Ω, 12 Ω, and 2 Ω source impedances), RTCA DO-160F Waveform 4 Level 4 compliance, and ESD/EFT immunity per IEC 61000-4-2/4-4.
Technical Context
This TVS diode employs an avalanche breakdown mechanism to clamp transients rapidly-response time <5 ns-with bidirectional symmetry enabling protection against both polarities of voltage surges. Its low thermal resistance (RθJC = 0.7 °C/W) and void-free UL94V-0 epoxy package support sustained multi-stroke surge handling under DO-160 Section 22 conditions.
Designed for PCB-level secondary protection, it interfaces directly across power rails or signal lines without series impedance, requiring no biasing. The metal-base cathode configuration (for unidirectional variants) is adapted for bidirectional operation via symmetrical internal structure, with polarity marked on body per JEDEC standards.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VWM | 20 V - Maximum continuous DC or peak AC operating voltage before clamping initiates |
| V(BR) min/max | 22.2–24.5 V - Breakdown occurs within this range at 1 mA, ensuring predictable turn-on margin above VWM |
| VC @ IPP | ≤32.4 V at 556 A - Clamping voltage under 10/1000 μs surge, limiting downstream component stress |
| PPP | 18,000 W - Peak pulse power rating defines maximum single-event energy absorption capability |
| RθJC | 0.7 °C/W - Enables efficient heat transfer to heatsink or copper plane, critical for repetitive surge duty |
| ID @ VWM | ≤10 μA - Ultra-low leakage ensures minimal standby power loss and signal integrity in high-impedance circuits |
| TJ range | –55 to +150 °C - Supports operation in extended-temperature avionics, engine bay, and industrial control environments |
Pinout & Package
The MAPLAD18KP20CAE3 uses a surface-mount PLAD package with two terminals: Cathode (metal base) and Anode (top-side metallization). The metal base serves as the primary thermal path and electrical terminal; polarity marking is absent on bidirectional variants per design symmetry.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Metal Base | Cathode (bidirectional common reference) | Primary thermal interface and low-inductance current return path; requires direct connection to large copper pour or heatsink |
| Top-Side Metallization | Anode (bidirectional common reference) | Signal/power line connection point; symmetric layout enables polarity-agnostic placement on PCB |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional surge suppression | Protects AC-coupled and floating-bus systems (e.g., CAN, RS-485, MIL-STD-1553) without polarity constraints |
| DO-160F Waveform 4 Level 4 compliance | Withstands 6.4/69 μs pin-injection transients up to 25 °C ambient, validated for aircraft subsystems |
| IEC 61000-4-5 Class 1–5 support (42 Ω) | Meets secondary lightning immunity requirements across all severity classes when used with 42 Ω source impedance |
| RoHS-compliant matte-tin plating (e3) | Ensures reliable solderability per MIL-STD-750 Method 2026 and compatibility with lead-free reflow profiles |
| Moisture sensitivity Level 1 | Eliminates dry-pack requirement and floor-life restrictions per IPC/JEDEC J-STD-020B |
Applications
| Aerospace Avionics Power Distribution | Automotive Load Dump Protection |
|---|---|
Use Scenario: Protecting 28 V DC bus in flight control computers from induced lightning transients per RTCA DO-160 Section 22. IC Role / Device Role / Timing Role: Secondary TVS placed downstream of primary filters, clamping fast-rising surges before they reach DC-DC converters and FPGAs. Use Value: Limits clamped voltage to ≤32.4 V, preserving 3.3 V/5 V logic supply integrity and avoiding latch-up in radiation-tolerant ICs. | Use Scenario: Safeguarding infotainment head units during alternator load dump events (ISO 7637-2 Pulse 5a/b). IC Role / Device Role / Timing Role: Bidirectional shunt protector across main 12 V input rail, absorbing up to 18 kW pulses without degradation. Use Value: Prevents reset or damage to microcontrollers and display drivers by clamping transients within 5 ns while sustaining >1000 surge cycles. |
| Industrial Motor Drive Control Inputs | Railway Signaling Interface Protection |
Use Scenario: Shielding isolated analog inputs (0–10 V, 4–20 mA) in PLC I/O modules from ground-loop surges and switching noise. IC Role / Device Role / Timing Role: Low-leakage (≤10 μA) TVS placed at connector entry, minimizing signal offset error while providing fast clamping. Use Value: Maintains measurement accuracy (<0.1% FS error) while suppressing EFT bursts per IEC 61000-4-4 Level 4 (4 kV contact discharge). | Use Scenario: Protecting Ethernet PHY and RS-485 transceivers in trackside signaling cabinets exposed to lightning-induced ground potential rise. IC Role / Device Role / Timing Role: Bidirectional TVS on data lines referenced to local ground, meeting EN 50121-3-2 immunity requirements. Use Value: Ensures communication continuity by clamping 1 kV/500 A surges (IEC 61000-4-5, 2 Ω source) without latch-up or parameter shift. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar transient voltage suppression applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SMBJ20CA | 600 W PPP rating, 3.5 mm × 4.6 mm SMB package, RθJC ≈ 15 °C/W | Limited to single-stroke or low-duty-cycle surges; unsuitable for DO-160 multi-stroke validation | Select when cost-sensitive, low-energy consumer-grade protection suffices and thermal mass is constrained. |
| SMCJ20CA | 1500 W PPP rating, 7.1 mm × 6.2 mm SMC package, RθJC ≈ 3.5 °C/W | Supports moderate repetition rates but lacks DO-160F Waveform 4 Level 4 certification and 18 kW capability | Choose for industrial automation where IEC 61000-4-5 Class 3 is sufficient and board space allows larger footprint. |
Compared with SMBJ20CA and SMCJ20CA, MAPLAD18KP20CAE3 provides 30× and 12× higher peak pulse power respectively, enabling certified multi-stroke lightning resilience in safety-critical platforms where thermal management and long-term reliability are non-negotiable.
Availability
MAPLAD18KP20CAE3 is available at Aetrix Electronics and suitable for aerospace avionics, automotive power electronics, and industrial motor control systems requiring stable component supply, long-lifecycle support, and certified surge performance.
Supply support for MAPLAD18KP20CAE3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microsemi Corporation (now part of Microchip Technology) designs high-reliability semiconductors for aerospace, defense, and industrial markets, with expertise in radiation-hardened ICs, timing solutions, and transient protection devices.
The MPLAD family was engineered specifically for high-power, high-reliability secondary surge protection in mission-critical platforms-emphasizing DO-160, IEC 61000-4-5, and AEC-Q101 compliance with full lot traceability.
FAQ
What is the clamping voltage of MAPLAD18KP20CAE3 at its rated peak pulse current?
The MAPLAD18KP20CAE3 exhibits a maximum clamping voltage (VC) of 32.4 V when subjected to its rated peak impulse current (IPP) of 556 A under the standard 10/1000 μs waveform. This value is guaranteed across the full operating temperature range and ensures downstream circuitry remains within safe voltage limits during surge events.
Is MAPLAD18KP20CAE3 certified for RTCA DO-160F lightning testing?
Yes, MAPLAD18KP20CAE3 is validated for RTCA DO-160F Section 22 lightning-induced transient testing, including Waveform 4 (6.4/69 μs) at Level 4. Its 18,000 W peak pulse power rating and sub-5 ns response enable compliance with multi-stroke requirements essential for aircraft avionics power distribution systems.
Does MAPLAD18KP20CAE3 require a heatsink for continuous operation?
No heatsink is required for single-pulse or low-duty-cycle surge events. However, for repetitive surges (e.g., >0.05% duty factor), thermal management via PCB copper area or external heatsink is recommended-its RθJC of 0.7 °C/W supports effective conduction when the metal base is soldered to ≥25 cm² of 2 oz copper.
How does the bidirectional construction of MAPLAD18KP20CAE3 affect its PCB layout?
The bidirectional construction of MAPLAD18KP20CAE3 eliminates polarity sensitivity-both terminals are functionally symmetric-allowing placement without orientation constraints. Layout must prioritize low-inductance connections: short traces to protected lines and direct metal-base soldering to thermal planes to preserve its <5 ns response and 18 kW surge capability.
What is the moisture sensitivity level (MSL) of MAPLAD18KP20CAE3 and does it require dry pack?
MAPLAD18KP20CAE3 is rated Moisture Sensitivity Level 1 per IPC/JEDEC J-STD-020B, meaning it has unlimited floor life and does not require dry pack, baking, or special handling prior to reflow. This simplifies manufacturing logistics for high-reliability assembly lines producing aerospace and defense hardware.
MAPLAD18KP20CAE3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Package/Case:
- Nonstandard SMD
- Series:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- -
- Bidirectional Channels:
- 1
- Voltage - Reverse Standoff (Typ):
- 20V
- Voltage - Breakdown (Min):
- 22.2V
- Voltage - Clamping (Max) @ Ipp:
- 32.4V
- Current - Peak Pulse (10/1000µs):
- 556A
- Power - Peak Pulse:
- 18000W (18kW)
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- -
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- Military
- Qualification:
- MIL-PRF-19500
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- PLAD
MAPLAD18KP20CAE3 FAQ
1.How can I place an order for MAPLAD18KP20CAE3 through Aetrix?
Please submit a Request for Quotation (RFQ) for MAPLAD18KP20CAE3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAPLAD18KP20CAE3 reliable?
The price and inventory of MAPLAD18KP20CAE3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAPLAD18KP20CAE3 is usually 5 days.
3.What payment methods are accepted for MAPLAD18KP20CAE3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAPLAD18KP20CAE3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAPLAD18KP20CAE3?
MAPLAD18KP20CAE3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAPLAD18KP20CAE3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAPLAD18KP20CAE3?
For technical support, including MAPLAD18KP20CAE3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAPLAD18KP20CAE3 requirements.
6.How does Aetrix verify that MAPLAD18KP20CAE3 is sourced from the original manufacturer or authorized distributors?
All MAPLAD18KP20CAE3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAPLAD18KP20CAE3 meets industry standards.
7.What is the process for return or replacement of MAPLAD18KP20CAE3?
All MAPLAD18KP20CAE3 units undergo pre-shipment inspection (PSI). If there is an issue with MAPLAD18KP20CAE3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAPLAD18KP20CAE3 part is unused and in its original packaging.
Return procedure for MAPLAD18KP20CAE3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAPLAD18KP20CAE3 Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

