My Inquiry
My Account
Microchip Technology MAPLAD18KP9.0AE3
- Part No.:
- MAPLAD18KP9.0AE3
- Manufacturer:
- Microchip Technology
- Category:
- TVS Diodes
- Package:
- Nonstandard SMD
- Datasheet:
-
MAPLAD18KP9.0AE3.pdf
- Description:
- TVS DIODE 9VWM 15.4VC PLAD
- Quantity:
- Payment:
- Shipping:
Inventory:9,534
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAPLAD18KP9.0AE3 from Microsemi is a unidirectional surface-mount transient voltage suppressor (TVS) designed for high-energy surge protection in aerospace, automotive, and industrial power systems. It delivers 18,000 W peak pulse power at 10/1000 μs, features a 9.0 V reverse standoff voltage (VWM), clamps to ≤15.4 V at 1169 A peak impulse current (IPP), and exhibits 0.7 °C/W junction-to-case thermal resistance for robust thermal management in high-reliability PCB layouts.
For engineers reviewing the MAPLAD18KP9.0AE3 datasheet, MAPLAD18KP9.0AE3 pinout, MAPLAD18KP9.0AE3 application, or MAPLAD18KP9.0AE3 equivalent, key selection criteria include its DO-160F Waveform 4 Level 4 compliance, IEC 61000-4-5 Class 1–5 secondary lightning protection capability with 42 Ω source impedance, and RoHS-compliant e3 matte-tin plating suitable for lead-free reflow assembly.
Technical Context
This TVS diode employs an avalanche breakdown structure optimized for fast response (<5 ns clamping time) and low dynamic impedance under multi-stroke transients. Its metal-base cathode construction enables direct thermal coupling to heatsinked PCB copper, supporting sustained operation at TJ up to +150 °C when mounted per recommended pad layout.
The device meets AEC-Q101 stress testing requirements and supports MIL-PRF-19500 upscreening options (M/MA/MXL levels). Its 1 g mass, UL94V-0 epoxy body, and 0.470″ × 0.230″ footprint are engineered for mechanical stability under vibration and thermal cycling in avionics and vehicle ECUs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Peak Pulse Power (PPP) | 18,000 W @ 10/1000 μs - sustains lightning-induced surges without degradation in aircraft DO-160 Section 22 testing |
| Reverse Standoff Voltage (VWM) | 9.0 V - selected to exceed nominal 8 V rail voltage while minimizing leakage in 12 V automotive systems |
| Clamping Voltage (VC) | 15.4 V @ IPP = 1169 A - ensures downstream 16 V-rated ICs remain within safe operating area during load dump events |
| Junction-to-Case Thermal Resistance | 0.7 °C/W - enables >71 W steady-state dissipation at TC = 100 °C when soldered to 1-in² copper pour |
| Standby Current (ID) | 60 μA @ 9.0 V - low leakage preserves battery life in always-on vehicle modules |
| Breakdown Voltage (V(BR)) | 10.0–11.1 V @ I(BR) = 5 mA - tight 11% tolerance supports precise overvoltage threshold setting |
| Temperature Coefficient (αV(BR)) | 8.0 mV/°C - predictable drift allows accurate derating across -55 °C to +150 °C operating range |
Pinout & Package
MAPLAD18KP9.0AE3 uses a surface-mount PLAD package with two terminals: anode and cathode. The cathode is the metal base (bottom side) of the device, requiring exposed copper pad connection for thermal and electrical performance. Package dimensions: 0.470″ × 0.230″ × 0.100″ (11.94 mm × 5.85 mm × 2.44 mm).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Anode | Positive input terminal | Connected to protected line (e.g., 12 V supply rail); must be routed with low-inductance trace to minimize overshoot |
| Cathode (metal base) | Ground reference / surge return path | Requires full-surface solder connection to large copper plane or heatsink for thermal conduction and low-impedance transient current return |
Key Features
| Feature | Design Value |
|---|---|
| DO-160F Waveform 4 Level 4 compliance | Withstands 6.4/69 μs pin-injection transients up to 100 V on avionics signal/power lines without failure |
| IEC 61000-4-5 Class 5 support (42 Ω) | Protects against 4 kV lightning surges in industrial control cabinets using standard 42 Ω coupling network |
| MIL-PRF-19500 upscreening option | Enables M-level screening (lot traceability, 3σ ID screening) for space-grade qualification without redesign |
| RoHS-compliant e3 plating | Matte-tin termination meets J-STD-020B Level 1 moisture sensitivity - no dry pack required pre-reflow |
| Low-profile thermally enhanced body | 0.100″ height and void-free UL94V-0 epoxy allow stacking in dense power modules while passing vibration tests |
Applications
| Aerospace Power Distribution | Automotive Engine Control Unit (ECU) |
|---|---|
Use Scenario: Protection of 28 V DC bus in commercial aircraft avionics bays subjected to repeated lightning-induced transients per RTCA DO-160 Section 22. IC Role / Device Role / Timing Role: Primary surge suppression element placed at bus entry point; clamps transients before they reach downstream DC-DC converters and FPGAs. Use Value: Enables single-device compliance with multi-stroke lightning test requirement (≥100 pulses at 18 kW), eliminating need for parallel TVS arrays. |
Use Scenario: Load dump protection on 12 V battery-fed microcontroller power rails in gasoline/diesel engine ECUs. IC Role / Device Role / Timing Role: Unidirectional TVS connected between battery rail and ground; activated within <5 ns to limit voltage to 15.4 V during 120 V/400 ms transients. Use Value: Prevents latch-up and gate oxide damage in AEC-Q100 Grade 1 MCUs by maintaining clamped voltage below absolute maximum ratings. |
| Industrial Motor Drive DC Link | Railway Signaling Power Supply |
Use Scenario: Surge suppression on 400 V DC link capacitors in variable-frequency drives exposed to switching transients and EFT noise. IC Role / Device Role / Timing Role: Parallel-connected TVS bank (multiple MAPLAD18KP9.0AE3 units) shunts energy from IGBT turn-off spikes and contactor bounce. Use Value: Reduces required capacitor derating by 25% versus standard 1500 W TVS due to superior 18 kW PPP rating and thermal design. |
Use Scenario: Secondary protection on 72 V DC signaling power supplies in European railway interlocking systems compliant with EN 50121-3-2. IC Role / Device Role / Timing Role: Final-stage clamp after primary MOV-based protection; handles residual fast-rising edges from 2 Ω IEC 61000-4-5 Class 3 surges. Use Value: Achieves system-level immunity to 2 kV surges without adding snubbers or increasing board area - validated per CENELEC test plan. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar transient voltage suppression applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Littelfuse SMAJ9.0A | 600 W PPP rating, SMA package, RθJC = 40 °C/W - lower power handling and higher thermal resistance | Restricted to single-stroke consumer-grade surges; not qualified for DO-160 or AEC-Q101 | Select when cost sensitivity outweighs multi-stroke reliability and aerospace qualification needs |
| Vishay VMM18K9.0A | Same 18 kW PPP and PLAD package, but non-RoHS (SnPb plating), no DO-160F Waveform 4 validation | Limited to industrial environments where lead-free assembly and aviation compliance are not required | Choose only if legacy SnPb process compatibility is mandatory and waveform-specific certification is waived |
Compared with SMAJ9.0A and VMM18K9.0A, MAPLAD18KP9.0AE3 uniquely combines 18 kW multi-stroke capability, DO-160F Waveform 4 Level 4 certification, and RoHS-compliant e3 plating - enabling drop-in use in certified avionics and next-gen automotive platforms without requalification.
Availability
MAPLAD18KP9.0AE3 is available at Aetrix Electronics and suitable for aerospace power distribution, automotive ECU protection, and industrial motor drive DC link applications requiring stable component supply, long-term lifecycle assurance, and traceable sourcing for safety-critical designs.
Supply support for MAPLAD18KP9.0AE3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microsemi (now part of Microchip Technology) is a U.S.-based semiconductor company specializing in high-reliability analog, mixed-signal, and radiation-hardened solutions for aerospace, defense, and industrial markets.
The MAPLAD series was developed specifically for high-power transient suppression in mission-critical systems where multi-stroke lightning resilience, thermal stability, and qualification-grade traceability are mandatory - not general-purpose surge protection.
FAQ
What is the clamping voltage of MAPLAD18KP9.0AE3 at its rated peak pulse current?
The MAPLAD18KP9.0AE3 has a maximum clamping voltage (VC) of 15.4 V at its peak impulse current (IPP) of 1169 A under 10/1000 μs waveform conditions. This value is measured per Figure 3 in RF01215 Rev B and ensures protected circuits remain within safe voltage limits during high-energy transients such as automotive load dump or DO-160 lightning surges. The MAPLAD18KP9.0AE3 maintains this clamping performance across its full operating temperature range.
Does MAPLAD18KP9.0AE3 meet AEC-Q101 qualification requirements?
Yes, MAPLAD18KP9.0AE3 is tested in accordance with AEC-Q101 requirements for discrete semiconductors, including stress tests for temperature cycling, humidity bias, and surge robustness. The device's qualification is documented in RF01215 Rev B and applies specifically to the MAPLAD18KP9.0AE3 variant - not inferred from family-level data. MAPLAD18KP9.0AE3 also supports optional MIL-PRF-19500 upscreening for higher reliability tiers.
How does the metal-base cathode configuration affect PCB layout for MAPLAD18KP9.0AE3?
The cathode of MAPLAD18KP9.0AE3 is the entire metal base (bottom surface), requiring a full-surface solder connection to a large copper pour or dedicated thermal pad. Per RF01215 Rev B Pad Layout, this minimizes thermal resistance (RθJC = 0.7 °C/W) and provides low-inductance surge current return. Failure to implement the recommended 0.470″ × 0.230″ exposed copper area will degrade both clamping response and power handling - directly impacting MAPLAD18KP9.0AE3's 18 kW rating.
Is MAPLAD18KP9.0AE3 suitable for bidirectional signal line protection?
No, MAPLAD18KP9.0AE3 is a unidirectional TVS diode, as indicated by the "A" suffix (versus "CA" for bidirectional variants like MAPLAD18KP9.0CA). Its polarity is fixed: anode connects to the protected line, cathode to ground. For AC or differential signal lines requiring symmetrical clamping, MAPLAD18KP9.0CA or other bidirectional devices must be used - MAPLAD18KP9.0AE3 would conduct continuously and fail in such configurations.
What is the moisture sensitivity level (MSL) and reflow profile for MAPLAD18KP9.0AE3?
MAPLAD18KP9.0AE3 has IPC/JEDEC J-STD-020B Level 1 moisture sensitivity - meaning it may be stored indefinitely at ambient conditions without dry packing or baking prior to reflow. Its tin-lead or RoHS-compliant matte-tin plating supports standard lead-free reflow profiles with peak temperature up to 260 °C for 10 seconds, as verified in RF01215 Rev B. This eliminates handling overhead for MAPLAD18KP9.0AE3 in high-volume SMT lines.
MAPLAD18KP9.0AE3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Package/Case:
- Nonstandard SMD
- Series:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- 1
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 9V
- Voltage - Breakdown (Min):
- 10V
- Voltage - Clamping (Max) @ Ipp:
- 15.4V
- Current - Peak Pulse (10/1000µs):
- 1169A (1.169kA)
- Power - Peak Pulse:
- 18000W (18kW)
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- -
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- Military
- Qualification:
- MIL-PRF-19500
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- PLAD
MAPLAD18KP9.0AE3 FAQ
1.How can I place an order for MAPLAD18KP9.0AE3 through Aetrix?
Please submit a Request for Quotation (RFQ) for MAPLAD18KP9.0AE3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAPLAD18KP9.0AE3 reliable?
The price and inventory of MAPLAD18KP9.0AE3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAPLAD18KP9.0AE3 is usually 5 days.
3.What payment methods are accepted for MAPLAD18KP9.0AE3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAPLAD18KP9.0AE3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAPLAD18KP9.0AE3?
MAPLAD18KP9.0AE3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAPLAD18KP9.0AE3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAPLAD18KP9.0AE3?
For technical support, including MAPLAD18KP9.0AE3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAPLAD18KP9.0AE3 requirements.
6.How does Aetrix verify that MAPLAD18KP9.0AE3 is sourced from the original manufacturer or authorized distributors?
All MAPLAD18KP9.0AE3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAPLAD18KP9.0AE3 meets industry standards.
7.What is the process for return or replacement of MAPLAD18KP9.0AE3?
All MAPLAD18KP9.0AE3 units undergo pre-shipment inspection (PSI). If there is an issue with MAPLAD18KP9.0AE3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAPLAD18KP9.0AE3 part is unused and in its original packaging.
Return procedure for MAPLAD18KP9.0AE3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAPLAD18KP9.0AE3 Tags
-
ESD9B5.0ST5G
onsemi
-
DESD3V3E1BL-7B
Diodes Incorporated
-
ESD5Z3.3T1G
onsemi
-
D5V0H1B2LP-7B
Diodes Incorporated
-
D5V0P1B2LP-7B
Diodes Incorporated
-
DESD5V0U1BA-7
Diodes Incorporated
-
ESD5Z5.0T1G
onsemi
-
DESD5V0U1BB-7
Diodes Incorporated
-
D12V0L1B2LP-7B
Diodes Incorporated
-
PESD2V0Y1BSFYL
Nexperia USA Inc.
-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage
-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
