Microchip Technology MAPLAD36KP85CAE3
- Part No.:
- MAPLAD36KP85CAE3
- Manufacturer:
- Microchip Technology
- Category:
- TVS Diodes
- Package:
- Nonstandard SMD
- Datasheet:
-
MAPLAD36KP85CAE3.pdf
- Description:
- TVS DIODE 85VWM 137VC PLAD
- Quantity:
- Payment:

- Shipping:

Inventory:5,225
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAPLAD36KP85CAE3 from Microsemi is a bidirectional surface-mount transient voltage suppressor (TVS) designed for high-energy surge protection in aerospace and automotive systems. It delivers 36 kW peak pulse power at 10/1000 μs, features a 85 V reverse standoff voltage (VWM), clamps to ≤137 V at 263 A peak pulse current (IPP), and operates across –55°C to +150°C. It is qualified to AEC-Q101 and meets RTCA DO-160F Waveform 4 Level 4 and IEC 61000-4-5 Class 4 (42 Ω source) requirements.
For engineers reviewing the MAPLAD36KP85CAE3 datasheet, MAPLAD36KP85CAE3 pinout, MAPLAD36KP85CAE3 application, or MAPLAD36KP85CAE3 equivalent, key selection criteria include bidirectional clamping capability, 85 V working voltage alignment with 78–90 V nominal bus systems, low thermal resistance (RθJC = 1.0 °C/W), and compliance with aircraft lightning standards including multi-stroke DO-160 Section 22.
Technical Context
This TVS diode uses silicon avalanche junction technology optimized for fast response (<5 ns clamping time) and high cumulative energy handling. Its metal-base package enables direct thermal coupling to PCB copper or heatsink, supporting sustained surge duty cycles ≤0.05% per MIL-STD-750 test conditions.
The device is characterized for bidirectional operation with symmetrical breakdown (94.4–104.0 V @ 5 mA), maximum clamping voltage of 137 V at 263 A, and temperature coefficient of breakdown voltage αV(BR) = 104 mV/°C - enabling predictable derating over –55°C to +150°C junction range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Peak Pulse Power (PPP) | 36,000 W @ 10/1000 μs - sustains single-stroke lightning surges without failure under defined mounting conditions |
| Reverse Standoff Voltage (VWM) | 85 V - maximum continuous DC or RMS operating voltage before clamping initiates; matches 78–90 V nominal avionics buses |
| Breakdown Voltage (V(BR)) | 94.4–104.0 V @ 5 mA - defines onset of avalanche conduction; tight 10% tolerance ensures consistent turn-on behavior |
| Clamping Voltage (VC) | ≤137 V @ IPP = 263 A - limits downstream voltage stress during worst-case surge; critical for protecting 100 V-rated ICs |
| Thermal Resistance (RθJC) | 1.0 °C/W - enables efficient heat transfer from junction to case; supports high-reliability operation when mounted on FR4 with recommended pad layout |
| Junction Temperature Range | –55°C to +150°C - validated for extended operation in engine bay, flight control, and power distribution environments |
| Surge Standards Compliance | RTCA DO-160F Waveform 4 Level 4 (6.4/69 μs), IEC 61000-4-5 Class 4 (42 Ω source) - certified for secondary lightning protection in aircraft systems |
Pinout & Package
MAPLAD36KP85CAE3 uses a PLAD (Plastic Leaded Anode/Cathode) surface-mount package with metal base thermal path. The device has two terminals: anode and cathode - both accessible via the top-side leads, while the cathode is also connected to the exposed metal base (case) for enhanced thermal dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Anode (Lead 1) | Positive surge return path | Connects to protected line; forms one side of bidirectional clamping path with cathode |
| Cathode (Lead 2) | Negative surge return path / Thermal reference | Connects to ground or reference plane; metal base provides low-inductance, low-resistance thermal interface to PCB copper |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional clamping architecture | Enables symmetric surge suppression on AC-coupled or floating lines without polarity constraints |
| Metal-base thermal design | Reduces RθJC to 1.0 °C/W - allows >70% higher steady-state power dissipation vs. standard SMD TVS packages |
| AEC-Q101 qualification | Validated for automotive-grade reliability including HTOL, TC, and surge endurance testing |
| RoHS-compliant matte-tin plating (e3) | Ensures solderability per MIL-STD-750 Method 2026 and eliminates lead-based contamination risk in aerospace supply chains |
| RTCA DO-160F Section 22 compliance | Qualified for multi-stroke lightning events - essential for flight-critical avionics power and signal lines |
Applications
| Avionics Power Distribution | Automotive Load Dump Protection |
|---|---|
|
Use Scenario: 28 V DC power bus in flight control actuator modules subjected to induced lightning transients per DO-160F Section 22. IC Role / Device Role / Timing Role: Primary bidirectional surge clamp placed upstream of DC-DC converters and motor drivers. Use Value: Limits bus voltage to ≤137 V during 36 kW surges, preventing latch-up or gate oxide rupture in downstream SiC MOSFETs and isolated gate drivers. |
Use Scenario: 12 V battery-fed ECU input in commercial vehicle subjected to ISO 7637-2 Pulse 5a load dump events. IC Role / Device Role / Timing Role: Secondary protection stage after primary TVS, absorbing residual energy exceeding 1000 W ratings. Use Value: Extends system-level surge margin by 3.6× versus standard 10 kW TVS, enabling compliance with stringent OEM durability requirements. |
| Industrial Motor Drive Inputs | Railway Signaling Interfaces |
|
Use Scenario: 48 V auxiliary power input of variable-frequency drive exposed to switching transients from nearby contactors and IGBTs. IC Role / Device Role / Timing Role: Fast-response clamping element parallel to input filter capacitors. Use Value: Sub-5 ns response time prevents transient propagation into rectifier bridge and control logic, reducing false trips and firmware resets. |
Use Scenario: 72 V DC signaling line in European rail signaling cabinet subjected to IEC 61000-4-5 Class 4 surges (42 Ω source). IC Role / Device Role / Timing Role: Bidirectional line protector on RS-485 or CAN FD physical layer interfaces. Use Value: Maintains signal integrity by clamping differential-mode surges to <137 V while preserving common-mode rejection above 10 kHz. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar transient voltage suppression applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Littelfuse SP3022-08UTG | Unidirectional, 8 V VWM, 300 W PPP, SOD-323 package | Targeted at low-voltage data-line ESD (IEC 61000-4-2), not high-energy lightning | Select only for sub-100 W, <100 V systems requiring ultra-small footprint - not suitable for MAPLAD36KP85CAE3's 36 kW use cases |
| Vishay SMAJ85CA | Bidirectional, 85 V VWM, 400 W PPP, SMA package, RθJA = 50 °C/W | Limited to single-event surges ≤400 W; lacks DO-160F or AEC-Q101 validation | Acceptable for cost-sensitive industrial controls where multi-stroke lightning immunity is not required |
Compared with SP3022-08UTG and SMAJ85CA, MAPLAD36KP85CAE3 delivers 90× higher peak power, certified multi-stroke lightning resilience, and metal-base thermal performance - making it the only viable option for aviation-grade 85 V bus protection where failure is not an option.
Availability
MAPLAD36KP85CAE3 is available at Aetrix Electronics and suitable for avionics power distribution, automotive load dump protection, and industrial motor drive inputs requiring stable component supply with full traceability and long-term lifecycle support.
Supply support for MAPLAD36KP85CAE3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microsemi (now part of Microchip Technology) is a U.S.-based semiconductor company specializing in high-reliability analog, RF, and timing solutions for aerospace, defense, and industrial markets.
The MAPLAD36KP85CAE3 belongs to Microsemi's high-power PLAD TVS family, engineered specifically for mission-critical surge protection in aircraft, rail, and heavy-duty automotive systems where multi-stroke lightning resilience and thermal robustness are mandatory.
FAQ
What is the clamping voltage of MAPLAD36KP85CAE3 at its rated peak pulse current?
The MAPLAD36KP85CAE3 exhibits a maximum clamping voltage (VC) of 137 V when subjected to its rated peak pulse current of 263 A under 10/1000 μs waveform conditions. This value is measured per Figure 3 in the RF01216 datasheet and defines the upper voltage limit imposed on protected circuitry during worst-case surge events. The clamping performance remains stable across –55°C to +150°C due to controlled temperature coefficient (αV(BR) = 104 mV/°C).
Is MAPLAD36KP85CAE3 suitable for bidirectional AC signal line protection?
Yes, MAPLAD36KP85CAE3 is explicitly designed as a bidirectional TVS diode, indicated by the "CA" suffix in its nomenclature. Its symmetrical breakdown voltage range (94.4–104.0 V) and matched clamping behavior in both polarities make it appropriate for protecting AC-coupled or floating differential interfaces such as RS-485, CAN FD, or analog sensor inputs - provided the peak AC voltage remains below 85 V VWM.
Does MAPLAD36KP85CAE3 require a heatsink for standard operation?
No external heatsink is required for MAPLAD36KP85CAE3 under single-pulse or low-duty-cycle surge conditions, thanks to its 1.0 °C/W junction-to-case thermal resistance and metal-base construction. However, for repeated surges at ≥0.05% duty factor, thermal design must follow the derating curve in Figure 3 of RF01216, using the recommended FR4 pad layout to maximize copper area and minimize RθJA.
What does the "e3" suffix signify in MAPLAD36KP85CAE3?
"e3" denotes RoHS-compliant matte-tin plating on the leads and metal base of MAPLAD36KP85CAE3, conforming to JEDEC J-STD-020B moisture sensitivity level 1 (no dry pack required). This finish ensures reliable solderability per MIL-STD-750 Method 2026 and eliminates lead content for compliance with EU RoHS Directive 2011/65/EU and related aerospace environmental mandates.
How is MAPLAD36KP85CAE3 validated for RTCA DO-160F compliance?
MAPLAD36KP85CAE3 is validated for RTCA DO-160F Section 22 multi-stroke lightning testing per Waveform 4 (6.4/69 μs) Level 4, as confirmed in the RF01216 datasheet. This certification requires passing 100+ surge strokes at rated energy without parameter shift or catastrophic failure - a requirement met through wafer-level lot traceability, 3σ screening on standby current (ID), and full surge testing per AEC-Q101 protocols.
MAPLAD36KP85CAE3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Package/Case:
- Nonstandard SMD
- Series:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- -
- Bidirectional Channels:
- 1
- Voltage - Reverse Standoff (Typ):
- 85V
- Voltage - Breakdown (Min):
- 94.4V
- Voltage - Clamping (Max) @ Ipp:
- 137V
- Current - Peak Pulse (10/1000µs):
- 263A
- Power - Peak Pulse:
- 36000W (36kW)
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- -
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- Military
- Qualification:
- MIL-PRF-19500
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- PLAD
MAPLAD36KP85CAE3 FAQ
1.How can I place an order for MAPLAD36KP85CAE3 through Aetrix?
Please submit a Request for Quotation (RFQ) for MAPLAD36KP85CAE3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAPLAD36KP85CAE3 reliable?
The price and inventory of MAPLAD36KP85CAE3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAPLAD36KP85CAE3 is usually 5 days.
3.What payment methods are accepted for MAPLAD36KP85CAE3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAPLAD36KP85CAE3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAPLAD36KP85CAE3?
MAPLAD36KP85CAE3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAPLAD36KP85CAE3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAPLAD36KP85CAE3?
For technical support, including MAPLAD36KP85CAE3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAPLAD36KP85CAE3 requirements.
6.How does Aetrix verify that MAPLAD36KP85CAE3 is sourced from the original manufacturer or authorized distributors?
All MAPLAD36KP85CAE3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAPLAD36KP85CAE3 meets industry standards.
7.What is the process for return or replacement of MAPLAD36KP85CAE3?
All MAPLAD36KP85CAE3 units undergo pre-shipment inspection (PSI). If there is an issue with MAPLAD36KP85CAE3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAPLAD36KP85CAE3 part is unused and in its original packaging.
Return procedure for MAPLAD36KP85CAE3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAPLAD36KP85CAE3 Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

