NXP Semiconductors MF0AESH2001DUDZ
- Part No.:
- MF0AESH2001DUDZ
- Manufacturer:
- NXP Semiconductors
- Category:
- RFID, RF Access, Monitoring ICs
- Package:
- Die
- Datasheet:
-
MF0AESH2001DUDZ.pdf
- Description:
- MIFARE ULTRALIGHT AES - CONTACTL
- Quantity:
- Payment:

- Shipping:

Inventory:3,925
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MF0AESH2001DUDZ from NXP Semiconductors is a contactless smart IC for limited-use ticketing and RFID key cards, featuring AES-128 mutual authentication, 144-byte user EEPROM, 7-byte UID, and 50 pF input capacitance optimized for key fobs and wristbands. It operates at 13.56 MHz, supports ISO/IEC 14443-A, and delivers up to 10 cm read range in compliant infrastructure.
For engineers reviewing the MF0AESH2001DUDZ datasheet, MF0AESH2001DUDZ pinout, MF0AESH2001DUDZ application, or MF0AESH2001DUDZ equivalent, this page provides verified technical context, memory layout details, security state transitions, NFC Forum Tag 2 Type compliance, and real-world deployment constraints for public transport, event ticketing, hospitality, and loyalty systems.
Technical Context
The MF0AESH2001DUDZ implements a dedicated AES coprocessor with 3-pass mutual authentication using two configurable 128-bit keys (DataProtKey and UIDRetrKey), enabling secure access to protected memory pages and UID retrieval. Its digital control unit manages five operational states-IDLE, READY1/2, ACTIVE, TRACEABLE, and AUTHENTICATED-with strict command gating per state.
Memory organization includes 60 pages × 4 bytes (240-byte total EEPROM), of which 144 bytes are user-programmable R/W space, 32-bit OTP, four lock bytes, and dedicated AES key storage (pages 48–55). Anti-tearing logic safeguards counter updates and lock-bit programming, while CMAC-based secure messaging (NIST SP 800-38B) ensures message integrity during authenticated sessions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Operating Frequency | 13.56 MHz - Enables interoperability with global ISO/IEC 14443-A readers and NFC smartphones. |
| User Memory Size | 144 bytes (36 pages × 4 bytes) - Sufficient for ticket serials, timestamps, balance data, and small NDEF records in NFC Type 2 configurations. |
| Input Capacitance | 50 pF - Optimized for compact antenna designs in key fobs, tags, and wristbands without external tuning capacitors. |
| Data Transfer Rate | 106 kbit/s - Supports fast transaction times in high-throughput fare gates and event entry points. |
| Authentication | AES-128 3-pass mutual - Enforces hardware-rooted trust for credential validity and prevents cloning via replay or man-in-the-middle attacks. |
| UID Format | 7-byte fixed UID + BCC - Provides globally unique identification required for backend reconciliation and audit trails in centralized ticketing systems. |
| Data Retention | 10 years - Ensures long-term validity of stored tickets, vouchers, or loyalty tokens without battery or refresh cycles. |
| Write Endurance | 100,000 cycles - Supports repeated balance updates or multi-ride validation in reusable transit passes. |
Pinout & Package
MF0AESH2001DUDZ is supplied as a bare die on Film Frame Carrier (FFC), 120 µm thickness, requiring direct wire bonding to antenna substrates. No external power supply or digital interface pins are present - operation is fully contactless via LA/LB antenna terminals.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| LA | Antenna coil connection A | RF energy harvesting and bidirectional data coupling node; must be connected to one end of tuned loop antenna. |
| LB | Antenna coil connection B | RF energy harvesting and bidirectional data coupling node; completes resonant LC circuit with LA and internal 50 pF capacitance. |
| GND | Ground Pin | Internally disconnected - no PCB ground connection required; device is galvanically isolated. |
| TEST | Test Pin | Internally disconnected - reserved for factory testing only; must remain unconnected in end application. |
Key Features
| Feature | Design Value |
|---|---|
| Random ID (RID) support | Enables GDPR-compliant privacy by masking real UID during field operations; requires AES authentication to reveal original 7-byte identifier. |
| Fast READ command | Reads full 144-byte user memory in single RF frame - reduces terminal dwell time and improves throughput in automated gate systems. |
| ECC-based originality signature | Verifies genuine NXP silicon origin via UID + signature; supports customer-specific signature personalization to prevent counterfeit infiltration. |
| Configurable page locking | Field-programmable read-only lock per page (first 16 pages) or per 2-page block (remaining memory) - enables immutable credential issuance and tamper-resistant data partitioning. |
| Three independent 24-bit counters | Hardware-monitored one-way counters with optional AES protection on one counter - ideal for ride validation, session limits, or voucher redemptions with tear-off resilience. |
| NFC Forum Tag 2 Type compliance | Configurable NDEF message structure support - allows direct integration with Android Host Card Emulation (HCE) and standard NFC reader apps without custom middleware. |
Applications
| Public Transport Ticketing | Hospitality Guest Key Cards |
|---|---|
Use Scenario: Disposable or reloadable transit tickets used in metro turnstiles and bus validators. IC Role / Device Role / Timing Role: Secure credential storage and authentication endpoint; validates ticket authenticity and remaining rides via AES-protected memory reads and counter decrements. Use Value: Prevents cloning and unauthorized balance top-ups while supporting fast (<150 ms) tap-and-go transactions at peak passenger flow rates. | Use Scenario: Short-stay hotel room access cards issued at front desk and deactivated upon checkout. IC Role / Device Role / Timing Role: Tamper-resistant identity token; stores encrypted room number, check-in/out timestamp, and AES-authenticated access permissions. Use Value: Eliminates mechanical key duplication risk and enables remote deactivation via backend system without physical card retrieval. |
| Event Ticketing | Loyalty Program Vouchers |
Use Scenario: Single-entry concert or festival wristbands scanned at venue gates. IC Role / Device Role / Timing Role: One-time use credential with anti-replay protection; verifies entry eligibility via UID + CMAC-secured response to challenge. Use Value: Blocks ticket sharing or reuse through hardware-enforced one-time validation and RID-enabled attendee anonymity. | Use Scenario: Promotional discount vouchers distributed digitally and written to NFC-enabled tags or cards. IC Role / Device Role / Timing Role: Secure value container; stores merchant ID, discount amount, expiry date, and redemption count with AES-locked write access. Use Value: Guarantees voucher integrity across POS terminals and prevents over-redemption via authenticated counter decrement. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar contactless limited-use IC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MF0AES2001DUDZ | 17 pF input capacitance - requires larger antenna area or external tuning capacitor for optimal coupling. | Better suited for smart cards and thicker form factors where antenna size permits higher Q-factor resonance. | Select when legacy MIFARE Ultralight compatibility and maximum read range in card-sized formats are prioritized over miniaturization. |
| MF0AESH2000DA8 | MOA8 module package - pre-mounted on 35 mm tape with integrated antenna pads and standardized footprint. | Reduces antenna design effort and qualifies faster for production; trades bare-die flexibility for plug-and-play integration. | Select when rapid prototyping, volume assembly, or consistent RF performance across heterogeneous form factors is critical. |
Compared with MF0AES2001DUDZ, the MF0AESH2001DUDZ offers superior miniaturization headroom for ultra-thin wristbands and key fobs due to its 50 pF native resonance, while MF0AESH2000DA8 eliminates antenna co-design risk but adds module cost and thickness - choice depends on mechanical constraints, certification timelines, and antenna engineering bandwidth.
Availability
MF0AESH2001DUDZ is available at Aetrix Electronics and suitable for public transport ticketing, event access control, hospitality key management, and loyalty program deployments requiring stable component supply, long-term lifecycle assurance, and traceable sourcing for regulated environments.
Supply support for MF0AESH2001DUDZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with core expertise in contactless IC design and embedded security.
The MF0AESH2001DUDZ belongs to the MIFARE Ultralight AES family, engineered specifically to extend secure, low-cost, limited-use contactless ticketing into compact wearable and disposable form factors while maintaining backward compatibility with existing ISO/IEC 14443-A infrastructure.
FAQ
What is the input capacitance specification of MF0AESH2001DUDZ and why does it matter?
The MF0AESH2001DUDZ has a nominal input capacitance of 50 pF, enabling direct integration with compact antennas in key fobs, wristbands, and thin tags without external tuning components. This value is confirmed in Table 2 of the official datasheet and distinguishes MF0AESH2001DUDZ from 17 pF variants like MF0AES2001DUDZ. The 50 pF design reduces antenna size requirements by ~3× compared to 17 pF versions, making MF0AESH2001DUDZ ideal for space-constrained applications where mechanical form factor is non-negotiable.
Does MF0AESH2001DUDZ support NFC Forum Tag Type 2 compliance?
Yes, MF0AESH2001DUDZ can be configured to comply with NFC Forum Tag 2 Type specifications per section 1.4 of the datasheet, enabling standard NDEF message formatting and interoperability with Android Beam and generic NFC reader apps. This capability is implemented in firmware and requires proper memory layout initialization during personalization - no hardware modification is needed. MF0AESH2001DUDZ retains full MIFARE protocol functionality while adding this layer of cross-platform compatibility.
How does the Random ID (RID) feature work on MF0AESH2001DUDZ?
The MF0AESH2001DUDZ supports optional Random ID generation per ISO/IEC 14443-3, replacing the fixed 7-byte UID with a dynamic 4-byte value during field operations. Activation requires AES authentication using UIDRetrKey to enter TRACEABLE state, after which RID is served instead of UID in REQA/WUPA responses. Real UID remains accessible only in authenticated sessions - this protects user privacy in surveillance-heavy environments like mass transit or stadiums while preserving backend traceability via cryptographic binding.
What memory protection mechanisms are available on MF0AESH2001DUDZ?
MF0AESH2001DUDZ provides three-tiered memory protection: (1) Page-level read/write locks programmable in-field for first 16 pages, (2) Block-level (2-page) locks for remaining memory, and (3) AES-128 authentication gates controlling access to protected pages and UID retrieval. Additionally, OTP bits and ECC-based originality signature prevent unauthorized reprogramming and ensure silicon authenticity. All lock states persist through power cycles and are enforced by hardware - no software bypass is possible.
Is MF0AESH2001DUDZ certified to Common Criteria standards?
Yes, MF0AESH2001DUDZ holds Common Criteria EAL3+ certification under AVA_VAN.2 (basic attack potential), as stated in section 1.5 of the datasheet. This certification validates resistance against logical attacks including side-channel analysis, fault injection, and unauthorized memory access attempts. Certification applies specifically to the MF0AES(H)20 product family and covers all security functions described - AES authentication, CMAC, RID, and originality verification - under defined threat models and evaluation scope.
MF0AESH2001DUDZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- Die
- Packaging:
- Tray
- Product Status:
- Active
- Type:
- RFID Reader
- Frequency:
- 13.56MHz
- Standards:
- Mifare, NFC
- Interface:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -25°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- Wafer
MF0AESH2001DUDZ FAQ
1.How can I place an order for MF0AESH2001DUDZ through Aetrix?
Please submit a Request for Quotation (RFQ) for MF0AESH2001DUDZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MF0AESH2001DUDZ reliable?
The price and inventory of MF0AESH2001DUDZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MF0AESH2001DUDZ is usually 5 days.
3.What payment methods are accepted for MF0AESH2001DUDZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MF0AESH2001DUDZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MF0AESH2001DUDZ?
MF0AESH2001DUDZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MF0AESH2001DUDZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MF0AESH2001DUDZ?
For technical support, including MF0AESH2001DUDZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MF0AESH2001DUDZ requirements.
6.How does Aetrix verify that MF0AESH2001DUDZ is sourced from the original manufacturer or authorized distributors?
All MF0AESH2001DUDZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MF0AESH2001DUDZ meets industry standards.
7.What is the process for return or replacement of MF0AESH2001DUDZ?
All MF0AESH2001DUDZ units undergo pre-shipment inspection (PSI). If there is an issue with MF0AESH2001DUDZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MF0AESH2001DUDZ part is unused and in its original packaging.
Return procedure for MF0AESH2001DUDZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MF0AESH2001DUDZ Tags

-
SL2S2602FTBX
NXP Semiconductors

-
ST25DV04K-IER6S3
STMicroelectronics

-
ST25DV04K-IER6C3
STMicroelectronics

-
LXMSJZNCMD-217
Murata Electronics

-
NT3H2111W0FTTJ
NXP Semiconductors

-
NT3H2111W0FHKH
NXP Semiconductors

-
M24LR04E-RMC6T/2
STMicroelectronics

-
ST25DV04KC-JF6D3
STMicroelectronics

-
ST25DV64KC-IE6S3
STMicroelectronics
-
ST25DV64K-IER6T3
STMicroelectronics

-
NT3H2211W0FTTJ
NXP Semiconductors

-
NT3H2211W0FHKH
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
