NXP Semiconductors MF0AESH2001DUFZ
- Part No.:
- MF0AESH2001DUFZ
- Manufacturer:
- NXP Semiconductors
- Category:
- RFID, RF Access, Monitoring ICs
- Package:
- Die
- Datasheet:
-
MF0AESH2001DUFZ.pdf
- Description:
- MIFARE ULTRALIGHT AES - CONTACTL
- Quantity:
- Payment:

- Shipping:

Inventory:3,274
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MF0AESH2001DUFZ from NXP Semiconductors is a contactless smart IC for limited-use ticketing and RFID key cards, featuring AES-128 mutual authentication, 144-byte user memory organized in 36 pages of 4 bytes each, 50 pF input capacitance for compact form factors (e.g., key fobs, wristbands), and full ISO/IEC 14443-3A compliance. It enables secure public transport tickets, event passes, and hospitality guest cards with anti-tearing counter protection and optional Random ID for GDPR-aligned privacy.
For engineers reviewing the MF0AESH2001DUFZ datasheet, MF0AESH2001DUFZ pinout, MF0AESH2001DUFZ application, or MF0AESH2001DUFZ equivalent, this page delivers verified technical context, memory layout details, RF interface behavior, security state transitions, and real-world deployment constraints - all grounded in NXP's Rev. 3.3 product data sheet dated 6 February 2026.
Technical Context
The MF0AESH2001DUFZ implements a dedicated AES coprocessor supporting 3-pass mutual authentication using two configurable 128-bit keys: [DataProtKey] for protected memory access and [UIDRetrKey] for UID retrieval. Its digital control unit manages five operational states - IDLE, READY1/READY2, ACTIVE, TRACEABLE, and AUTHENTICATED - with strict command gating per state, including VCSL prohibition in TRACEABLE mode when standard UID is active.
RF communication follows ISO/IEC 14443-3A at 13.56 MHz with 106 kbit/s data rate, 16-bit CRC, parity, and bit coding for integrity. Memory includes three independent 24-bit one-way counters (one optionally AES-authenticated), 32-bit OTP area, and field-programmable lock bits per page (first 16 pages) or per 2-page block (remaining memory), all backed by anti-tearing logic.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Operating Frequency | 13.56 MHz - Enables interoperability with global NFC/RFID readers compliant to ISO/IEC 14443-3A. |
| User Memory Size | 144 bytes (36 × 4-byte pages) - Sufficient for multi-session transit tickets, event vouchers, or loyalty tokens with embedded metadata. |
| Input Capacitance | 50 pF - Optimized for small-form-factor antennas in key fobs, tags, and wristbands without external tuning components. |
| Data Retention | 10 years - Ensures long-term validity of stored credentials in infrequently used applications like seasonal event passes. |
| Write Endurance | 100,000 cycles - Supports repeated reprogramming in reusable hotel key cards or multi-day festival wristbands. |
| Security Certification | Common Criteria EAL3+ (AVA_VAN.2) - Validates resistance against basic physical and logical attacks for low-to-medium threat environments. |
| UID Format | 7-byte fixed UID with BCC - Provides globally unique identification required for backend reconciliation and audit logging in centralized ticketing systems. |
Pinout & Package
MF0AESH2001DUFZ is supplied as a bare die on Film Frame Carrier (FFC), 75 µm thickness, with two antenna terminals and two disconnected pins. No external power supply or digital I/O is required - energy and data are fully harvested from the reader's RF field.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| LA | Antenna coil connection LA | Primary RF coupling terminal; connects directly to one end of printed or etched antenna loop. |
| LB | Antenna coil connection LB | Secondary RF coupling terminal; completes resonant LC circuit with LA and internal 50 pF capacitance. |
| GND | Ground Pin | Internally disconnected - no PCB ground connection required; IC operates in fully passive mode. |
| TEST | Test Pin | Internally disconnected - reserved for wafer-level testing only; not functional in end-user devices. |
Key Features
| Feature | Design Value |
|---|---|
| AES-128 3-pass mutual authentication | Enables secure session establishment between reader and IC without exposing keys over air - mandatory for protected memory access and UID retrieval. |
| Configurable Random ID (RID) | Allows dynamic replacement of fixed 7-byte UID with ephemeral 4-byte identifier, satisfying privacy regulations (e.g., GDPR) in sensitive deployments like corporate access or healthcare badges. |
| FAST_READ command | Reads entire 144-byte user memory in a single RF transaction - reduces terminal dwell time and improves throughput in high-volume personalization lines. |
| ECC-based originality signature | Verifies genuine NXP silicon via asymmetric signature derived from UID; supports customer-specific signature overwrite during personalization to prevent counterfeit infiltration. |
| Anti-tearing for counters & locks | Guarantees atomic updates of 24-bit counters and lock bits even during unexpected RF field loss - critical for accurate fare deduction or session counting in transit systems. |
Applications
| Public Transport Ticketing | Hospitality Guest Key Card |
|---|---|
Use Scenario: Disposable or reloadable single-journey metro tickets issued at kiosks or mobile apps. IC Role / Device Role / Timing Role: Contactless credential storing trip validity, balance, and audit trail; authenticated via AES before value decrement. Use Value: Prevents cloning and unauthorized balance top-up while enabling <10 cm read range for fast gate throughput. | Use Scenario: Hotel room key cards programmed at front desk for check-in duration, with auto-expiry. IC Role / Device Role / Timing Role: Secure identity token holding encrypted room number, stay dates, and access permissions; validated via UIDRetrKey in TRACEABLE state. Use Value: Eliminates mechanical key duplication risk and supports remote revocation via backend key management. |
| Event Access Pass | Loyalty Program Token |
Use Scenario: Multi-day festival wristbands granting entry to venues, VIP areas, and cashless payment lanes. IC Role / Device Role / Timing Role: Dual-role device: authenticates access rights via DataProtKey and stores encrypted payment balance in protected pages. Use Value: Enables offline validation at gates and real-time balance sync at POS terminals using CMAC-secured commands. | Use Scenario: Branded retail loyalty cards tracking points, tier status, and personalized offers across physical and digital channels. IC Role / Device Role / Timing Role: Tamper-resistant storage for encrypted point balances and redemption history; updated via FAST_READ/WRITE during checkout. Use Value: Extends card lifetime beyond 100,000 transactions and prevents point inflation via AES-protected write locks. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar contactless limited-use IC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MF0AES2001DUFZ | 17 pF input capacitance vs. 50 pF - requires larger antenna area or external tuning for same read range. | Better suited for smart cards with standard-sized antennas; less optimal for ultra-thin fobs or wearable bands. | Select when legacy antenna designs or cost-sensitive smart card substrates are used and 50 pF is unnecessary. |
| MF0AESH2000DA8 | MOA8 module package (35 mm tape) vs. FFC bare die - includes pre-mounted antenna contacts and handling compatibility for automated assembly. | Designed for module-based integration into plastic cards or embedded tags; not suitable for direct die bonding. | Choose when production uses pick-and-place equipment and avoids custom antenna co-design on flexible substrates. |
Compared with MF0AESH2001DUFZ, MF0AES2001DUFZ trades compact form factor support for broader antenna design flexibility, while MF0AESH2000DA8 shifts from die-level customization to standardized module integration - making MF0AESH2001DUFZ optimal for space-constrained, high-volume wearable or fob applications requiring 50 pF resonance.
Availability
MF0AESH2001DUFZ is available at Aetrix Electronics and suitable for public transport ticketing, hospitality key card issuance, event access control, and loyalty program tokenization requiring stable component supply across multi-year deployments.
Supply support for MF0AESH2001DUFZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, IoT, and identification markets, with headquarters in Eindhoven, Netherlands.
The MF0AESH2001DUFZ belongs to the MIFARE Ultralight AES family - engineered specifically for cost-effective, high-security limited-use contactless applications where AES encryption, privacy controls, and ISO/IEC 14443-3A interoperability are mandatory.
FAQ
What is the input capacitance of MF0AESH2001DUFZ and why does it matter?
The MF0AESH2001DUFZ has a 50 pF input capacitance, optimized for compact antenna designs in key fobs, wristbands, and thin tags. This eliminates the need for external capacitors or antenna tuning adjustments, reducing bill-of-materials cost and accelerating time-to-market for wearables and small-format credentials. Unlike 17 pF variants, the 50 pF version achieves reliable 10 cm read range even with miniaturized coils.
Does MF0AESH2001DUFZ support both fixed UID and Random ID?
Yes, MF0AESH2001DUFZ supports both 7-byte fixed UID and optional Random ID (RID). RID activation requires AES authentication using [UIDRetrKey] in TRACEABLE or AUTHENTICATED state. When RID is enabled, the IC returns zeros for UID reads in ACTIVE state - enforcing privacy-by-design for GDPR-compliant deployments such as corporate access or healthcare visitor badges.
How many authentication keys does MF0AESH2001DUFZ support and what are their roles?
MF0AESH2001DUFZ supports two distinct 128-bit AES keys: [DataProtKey] for accessing authentication-protected memory pages and [UIDRetrKey] for retrieving the fixed UID or originality signature. Each key operates independently within separate state transitions - ensuring that UID exposure does not compromise protected data access, and vice versa - a core requirement for layered security architectures.
What memory protection mechanisms are implemented in MF0AESH2001DUFZ?
MF0AESH2001DUFZ provides per-page lock bits for the first 16 pages (64 bytes), per-2-page lock blocks for remaining memory, 32-bit OTP programming, and AES-based authentication gates for memory access. Lock bits are field-programmable and persistent; OTP bits are one-time writable. All protections include anti-tearing logic to prevent corruption during interrupted writes - essential for reliable counter updates in transit fare systems.
Is MF0AESH2001DUFZ certified to any security standards?
Yes, MF0AESH2001DUFZ holds Common Criteria EAL3+ certification under AVA_VAN.2, validating resistance against basic logical and physical attacks. This certification covers the IC's AES coprocessor, memory protection logic, and anti-tearing mechanisms. Note that EAL3+ targets basic attack potential - for higher-threat environments, NXP recommends MIFARE DESFire EV3 or similar EAL5+-certified products.
MF0AESH2001DUFZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- Die
- Packaging:
- Tray
- Product Status:
- Active
- Type:
- RFID Reader
- Frequency:
- 13.56MHz
- Standards:
- Mifare, NFC
- Interface:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -25°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- Wafer
MF0AESH2001DUFZ FAQ
1.How can I place an order for MF0AESH2001DUFZ through Aetrix?
Please submit a Request for Quotation (RFQ) for MF0AESH2001DUFZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MF0AESH2001DUFZ reliable?
The price and inventory of MF0AESH2001DUFZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MF0AESH2001DUFZ is usually 5 days.
3.What payment methods are accepted for MF0AESH2001DUFZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MF0AESH2001DUFZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MF0AESH2001DUFZ?
MF0AESH2001DUFZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MF0AESH2001DUFZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MF0AESH2001DUFZ?
For technical support, including MF0AESH2001DUFZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MF0AESH2001DUFZ requirements.
6.How does Aetrix verify that MF0AESH2001DUFZ is sourced from the original manufacturer or authorized distributors?
All MF0AESH2001DUFZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MF0AESH2001DUFZ meets industry standards.
7.What is the process for return or replacement of MF0AESH2001DUFZ?
All MF0AESH2001DUFZ units undergo pre-shipment inspection (PSI). If there is an issue with MF0AESH2001DUFZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MF0AESH2001DUFZ part is unused and in its original packaging.
Return procedure for MF0AESH2001DUFZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MF0AESH2001DUFZ Tags

-
SL2S2602FTBX
NXP Semiconductors

-
ST25DV04K-IER6S3
STMicroelectronics

-
ST25DV04K-IER6C3
STMicroelectronics

-
LXMSJZNCMD-217
Murata Electronics

-
NT3H2111W0FTTJ
NXP Semiconductors

-
NT3H2111W0FHKH
NXP Semiconductors

-
M24LR04E-RMC6T/2
STMicroelectronics

-
ST25DV04KC-JF6D3
STMicroelectronics

-
ST25DV64KC-IE6S3
STMicroelectronics
-
ST25DV64K-IER6T3
STMicroelectronics

-
NT3H2211W0FTTJ
NXP Semiconductors

-
NT3H2211W0FHKH
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
