My Inquiry
My Account
NXP Semiconductors MF1P2131DA4/01J
- Part No.:
- MF1P2131DA4/01J
- Manufacturer:
- NXP Semiconductors
- Category:
- RFID, RF Access, Monitoring ICs
- Package:
- MOA4, Smart Card Module
- Datasheet:
-
MF1P2131DA4/01J.pdf
- Description:
- IC RFID TRANSP 13.56MHZ PLLMC
- Quantity:
- Payment:
- Shipping:
Inventory:2,291
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MF1P2131DA4/01J from NXP Semiconductors is a MIFARE Plus EV1 contactless smart card IC with 2 kB EEPROM, 4-byte NUID, and ISO/IEC 14443-3A compliance. It supports AES-128 cryptography in Security Level 3, backward compatibility with MIFARE Classic EV1 infrastructure, and Transaction MAC for fraud-resistant micro-payment transactions in public transit fare collection systems.
For engineers reviewing the MF1P2131DA4/01J datasheet, MF1P2131DA4/01J pinout, MF1P2131DA4/01J application, or MF1P2131DA4/01J equivalent, key selection criteria include UID type (NUID), antenna interface configuration (LA/LB), SL0-to-SL3 migration capability, EEPROM endurance (500k write cycles), and Proximity Check support for relay attack mitigation.
Technical Context
The MF1P2131DA4/01J implements a dual-protocol architecture supporting both ISO/IEC 14443-3A native mode and ISO/IEC 14443-4 (T=CL) for secure messaging. Its security model enables sector-by-sector Security Level switching - SL0 (personalization), SL1 (CRYPTO1-compatible), and SL3 (AES-128 mandatory) - with anti-tearing protection for AES keys and sector trailers.
It integrates ECC-based originality signature verification and AES-based Transaction MAC generation per block, using a dedicated on-chip Transaction MAC Counter to detect replay and missing transactions. The Virtual Card Architecture supports ISO/IEC 7816-4 APDU-based selection and Random ID for privacy-preserving multi-application deployment on mobile secure elements.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| EEPROM capacity | 2 kB organized in 32 sectors × 4 blocks (16 bytes/block); enables storage of multiple fare profiles or access credentials without memory fragmentation. |
| UID type | 4-byte Non-Unique ID (NUID); reduces UID collision risk in high-density deployments while requiring system-level uniqueness handling. |
| Communication protocol | ISO/IEC 14443-3A (13.56 MHz, up to 848 kbps); ensures interoperability with legacy readers and fast transaction throughput in transit gates. |
| Cryptography | AES-128 mandatory in SL3; provides FIPS 197-compliant authentication, data encryption, and integrity protection for secure back-end channel communication. |
| Write endurance | 500,000 cycles (typical); supports >10 years of daily top-up or balance update operations in loyalty/micro-payment applications. |
| Data retention | 25 years at 22 °C; guarantees long-term validity of stored credentials or encrypted service keys without refresh cycles. |
| Input capacitance | 70 pF (MF1PHx1y1 variant); matches standard 13.56 MHz antenna tuning requirements for MOA4 module packaging. |
Pinout & Package
MF1P2131DA4/01J is supplied in MOA4 plastic leadless module carrier package (SOT500-2), optimized for embedding into contactless smart cards and proximity tags. The device interfaces exclusively via two RF antenna terminals - no digital pins or power supply connections are present.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| LA | Antenna coil connection A | RF input terminal for one side of series-resonant 13.56 MHz antenna loop; requires impedance matching to 70 pF nominal input capacitance. |
| LB | Antenna coil connection B | RF input terminal for opposite side of antenna loop; forms differential RF interface enabling robust field coupling in constrained card form factors. |
Key Features
| Feature | Design Value |
|---|---|
| SL0-to-SL3 direct commit personalization | Enables single-step upgrade from factory-default SL0 to production-ready SL3 without intermediate SL1 provisioning, reducing personalization time and backend complexity. |
| Transaction MAC with counter | Generates cryptographically bound MAC over value/data blocks and increments internal counter to enable back-end detection of replayed or omitted transactions in offline fare collection. |
| Proximity Check (ISO/IEC 14443-4) | Measures round-trip challenge-response timing to detect relay attacks; configurable per VC and enforced during ISOSelect, meeting EN 15118 and EMVCo proximity assurance requirements. |
| Virtual Card Architecture | Supports ISO/IEC 7816-4 APDU-based selection of multiple VCs on one chip, enabling coexistence of transit, access, and payment apps on mobile SE or multi-application cards. |
| ECC originality signature | Provides asymmetric verification of chip authenticity using public-key cryptography; eliminates dependency on shared secrets and simplifies infrastructure-side genuineness validation. |
Applications
| Public Transportation Fare Collection | Secure Physical Access Control |
|---|---|
|
Use Scenario: Contactless tap-in/tap-out at metro gates with offline balance validation and real-time top-up via NFC-enabled kiosks. IC Role / Device Role / Timing Role: Primary credential storage and cryptographic engine for AES-secured value block operations and Transaction MAC generation per ride. Use Value: Enables SL3-level security for fare transactions while maintaining SL1 compatibility with legacy gate readers during phased infrastructure upgrades. |
Use Scenario: Multi-site corporate access badge supporting separate departmental permissions and time-based entry restrictions. IC Role / Device Role / Timing Role: Secure credential vault with sector-level Security Level assignment - SL1 for legacy door controllers, SL3 for biometric-linked high-security zones. Use Value: Allows granular security policy enforcement across physical locations without requiring replacement of existing reader hardware. |
| Electronic Toll Collection (ETC) | Loyalty & Micro-Payment Wallet |
|
Use Scenario: High-speed vehicle-mounted transponder reading at toll plazas with encrypted account balance and transaction logging. IC Role / Device Role / Timing Role: Tamper-resistant value block manager with anti-tearing protection and Proximity Check to prevent relay-based toll evasion. Use Value: Ensures integrity of balance updates and prevents unauthorized cloning via ECC originality signature and AES-secured session keys. |
Use Scenario: Disposable or reusable retail loyalty card enabling point accumulation, redemption, and merchant-specific promotions. IC Role / Device Role / Timing Role: Dual-mode credential: SL1 for fast CRYPTO1-based balance reads at POS, SL3 for AES-secured promo code activation and transfer. Use Value: Supports cost-sensitive mass deployment (SL1) while enabling premium features (SL3) for high-value campaigns without new card issuance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar contactless smart card IC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MF1P2101DA4/02 | 7-byte UID instead of 4-byte NUID; identical 2 kB EEPROM, MOA4 package, and SL0–SL3 feature set. | Required where globally unique identifiers are mandated for system-level tracking or audit logging. | Select MF1P2101DA4/02 when UID uniqueness is critical; otherwise MF1P2131DA4/01J reduces collision risk in dense-reader environments. |
| MF1PH2131DA4/02 | 70 pF input capacitance (vs. 17 pF in non-H variants); same NUID, EEPROM size, and security features. | Suitable for antenna designs tuned to higher capacitance loads; not interchangeable without antenna re-tuning. | Choose MF1PH2131DA4/02 only when matching 70 pF antenna topology; MF1P2131DA4/01J targets standard 17 pF reference designs. |
Compared with MF1P2101DA4/02 and MF1PH2131DA4/02, MF1P2131DA4/01J delivers optimal balance of NUID privacy, standard antenna compatibility, and full MIFARE Plus EV1 functionality - making it the default choice for new transit and access deployments where global UID uniqueness is unnecessary and antenna design follows NXP's 17 pF reference.
Availability
MF1P2131DA4/01J is available at Aetrix Electronics and suitable for public transportation fare collection, secure physical access control, and electronic toll collection requiring stable component supply, long-term lifecycle support, and certified cryptographic functionality.
Supply support for MF1P2131DA4/01J includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in contactless identification and trusted execution environments.
The MIFARE Plus EV1 product line was designed to enable seamless migration from MIFARE Classic infrastructure to AES-based security while preserving investment in readers and backend systems - specifically targeting transit, access, and payment ecosystems.
FAQ
What security levels does MF1P2131DA4/01J support, and how are they applied?
MF1P2131DA4/01J supports Security Level 0 (SL0, factory default for personalization), SL1 (CRYPTO1-compatible with optional AES), and SL3 (AES-128 mandatory). Security Level can be assigned per sector (SectorSecurityLevel) or globally (CardSecurityLevel), with irreversible upward migration only. SL3 enables Transaction MAC, Proximity Check, and AES secure messaging; SL1 maintains full backward compatibility with MIFARE Classic EV1 readers. MF1P2131DA4/01J allows mixed-mode operation (SL1SL3Mix) on individual sectors.
How does the 4-byte NUID in MF1P2131DA4/01J impact system design compared to 7-byte UID variants?
The 4-byte NUID in MF1P2131DA4/01J is non-unique and requires system-level collision handling - such as combining with reader ID or timestamp - to ensure transaction integrity in multi-reader environments. Unlike the globally unique 7-byte UID in MF1P2101DA4/02, the NUID reduces UID space constraints but mandates additional uniqueness logic in host firmware. MF1P2131DA4/01J is preferred where privacy or density outweighs absolute uniqueness requirements.
Can MF1P2131DA4/01J operate in ISO/IEC 7816-4 APDU mode, and what functions does it enable?
Yes, MF1P2131DA4/01J supports ISO/IEC 7816-4 APDU wrapping for Virtual Card selection (ISOSelect), external authentication (ISOExternalAuthenticate), and Proximity Check commands. This enables mobile phone integration via Secure Element, allowing multiple VCs (e.g., transit + payment) on one device while maintaining ISO/IEC 14443-4 compliance. APDU mode is activated after ISO/IEC 14443-4 protocol initialization and is required for ECC originality verification and SL3-level secure messaging.
What is the role of Transaction MAC in MF1P2131DA4/01J, and how is it implemented?
Transaction MAC in MF1P2131DA4/01J cryptographically binds each value or data block operation to a shared back-end key and increments an on-chip Transaction MAC Counter. This prevents merchant fraud by enabling the clearing house to verify transaction authenticity and detect replays or omissions. MAC generation occurs during Increment, Decrement, Transfer, Read, and Write commands in SL1 and SL3; MF1P2131DA4/01J stores the counter in protected EEPROM with anti-tearing safeguards.
Does MF1P2131DA4/01J support Proximity Check, and under what conditions is it active?
Yes, MF1P2131DA4/01J supports ISO/IEC 14443-4 compliant Proximity Check to mitigate relay attacks. It is active in SL3 and SL1 after ISO/IEC 14443-4 activation, using round-trip timing measurement of challenge-response exchanges. The feature is configurable per Virtual Card and enforced during ISOSelect. MF1P2131DA4/01J implements it via on-chip timing logic and requires reader-side support for wrapped APDUs - no additional hardware or firmware changes are needed on the IC itself.
MF1P2131DA4/01J Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- MIFARE PLUS™
- Package/Case:
- MOA4, Smart Card Module
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- RFID Transponder
- Frequency:
- 13.56MHz
- Standards:
- ISO 14443, MIFARE
- Interface:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -25°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- PLLMC
MF1P2131DA4/01J FAQ
1.How can I place an order for MF1P2131DA4/01J through Aetrix?
Please submit a Request for Quotation (RFQ) for MF1P2131DA4/01J on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MF1P2131DA4/01J reliable?
The price and inventory of MF1P2131DA4/01J are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MF1P2131DA4/01J is usually 5 days.
3.What payment methods are accepted for MF1P2131DA4/01J?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MF1P2131DA4/01J transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MF1P2131DA4/01J?
MF1P2131DA4/01J orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MF1P2131DA4/01J order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MF1P2131DA4/01J?
For technical support, including MF1P2131DA4/01J datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MF1P2131DA4/01J requirements.
6.How does Aetrix verify that MF1P2131DA4/01J is sourced from the original manufacturer or authorized distributors?
All MF1P2131DA4/01J products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MF1P2131DA4/01J meets industry standards.
7.What is the process for return or replacement of MF1P2131DA4/01J?
All MF1P2131DA4/01J units undergo pre-shipment inspection (PSI). If there is an issue with MF1P2131DA4/01J, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MF1P2131DA4/01J part is unused and in its original packaging.
Return procedure for MF1P2131DA4/01J:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MF1P2131DA4/01J Tags
-
SL2S2602FTBX
NXP Semiconductors
-
ST25DV04K-IER6S3
STMicroelectronics
-
ST25DV04K-IER6C3
STMicroelectronics
-
LXMSJZNCMD-217
Murata Electronics
-
NT3H2111W0FTTJ
NXP Semiconductors
-
NT3H2111W0FHKH
NXP Semiconductors
-
M24LR04E-RMC6T/2
STMicroelectronics
-
ST25DV04KC-JF6D3
STMicroelectronics
-
ST25DV64KC-IE6S3
STMicroelectronics
-
ST25DV64K-IER6T3
STMicroelectronics
-
NT3H2211W0FTTJ
NXP Semiconductors
-
NT3H2211W0FHKH
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
